


Power Modules

First

Second

Third

Fourth




TITLE: StefanJFEX\_Block

Document Number:

REV:

Date: 19.08.2015 16:00:44

Sheet: 2/9



MGT1 + MGT2 CLOCK

TITLE: StefanJFEX\_Block

Document Number:

REV:

Date: 19.08.2015 16:00:44

Sheet: 3/9

MGTREFCLK0_219	IO_L12_GC_66	IO_L11_GC_66	MGTREFCLK0_119
MGTREFCLK0_220			MGTREFCLK0_120
MGTREFCLK0_221			MGTREFCLK0_121
MGTREFCLK0_222			MGTREFCLK0_122
MGTREFCLK0_223			MGTREFCLK0_123
MGTREFCLK0_224			MGTREFCLK0_124
MGTREFCLK0_225			MGTREFCLK0_125
MGTREFCLK0_226			MGTREFCLK0_126
MGTREFCLK0_227			MGTREFCLK0_127
MGTREFCLK0_228			MGTREFCLK0_128
MGTREFCLK0_229			MGTREFCLK0_129
MGTREFCLK0_230			MGTREFCLK0_130
MGTREFCLK0_231			MGTREFCLK0_131
MGTREFCLK0_232			MGTREFCLK0_132
MGTREFCLK0_233			MGTREFCLK0_133
MGTREFCLK1_219			MGTREFCLK1_119
MGTREFCLK1_220			MGTREFCLK1_120
MGTREFCLK1_221			MGTREFCLK1_121
MGTREFCLK1_222			MGTREFCLK1_122
MGTREFCLK1_223			MGTREFCLK1_123
MGTREFCLK1_224			MGTREFCLK1_124
MGTREFCLK1_225			MGTREFCLK1_125
MGTREFCLK1_226			MGTREFCLK1_126
MGTREFCLK1_227			MGTREFCLK1_127
MGTREFCLK1_228			MGTREFCLK1_128
MGTREFCLK1_229			MGTREFCLK1_129
MGTREFCLK1_230			MGTREFCLK1_130
MGTREFCLK1_231			MGTREFCLK1_131
MGTREFCLK1_232	IO_L24P_EMCCLK_65		MGTREFCLK1_132
MGTREFCLK1_233			MGTREFCLK1_133

U1

XCVU190FGLA2577

MGTREFCLK0_219	IO_L12_GC_66	IO_L11_GC_66	MGTREFCLK0_119
MGTREFCLK0_220			MGTREFCLK0_120
MGTREFCLK0_221			MGTREFCLK0_121
MGTREFCLK0_222			MGTREFCLK0_122
MGTREFCLK0_223			MGTREFCLK0_123
MGTREFCLK0_224			MGTREFCLK0_124
MGTREFCLK0_225			MGTREFCLK0_125
MGTREFCLK0_226			MGTREFCLK0_126
MGTREFCLK0_227			MGTREFCLK0_127
MGTREFCLK0_228			MGTREFCLK0_128
MGTREFCLK0_229			MGTREFCLK0_129
MGTREFCLK0_230			MGTREFCLK0_130
MGTREFCLK0_231			MGTREFCLK0_131
MGTREFCLK0_232			MGTREFCLK0_132
MGTREFCLK0_233			MGTREFCLK0_133
MGTREFCLK1_219			MGTREFCLK1_119
MGTREFCLK1_220			MGTREFCLK1_120
MGTREFCLK1_221			MGTREFCLK1_121
MGTREFCLK1_222			MGTREFCLK1_122
MGTREFCLK1_223			MGTREFCLK1_123
MGTREFCLK1_224			MGTREFCLK1_124
MGTREFCLK1_225			MGTREFCLK1_125
MGTREFCLK1_226			MGTREFCLK1_126
MGTREFCLK1_227			MGTREFCLK1_127
MGTREFCLK1_228			MGTREFCLK1_128
MGTREFCLK1_229			MGTREFCLK1_129
MGTREFCLK1_230			MGTREFCLK1_130
MGTREFCLK1_231			MGTREFCLK1_131
MGTREFCLK1_232	IO_L24P_EMCCLK_65		MGTREFCLK1_132
MGTREFCLK1_233			MGTREFCLK1_133

U2

XCVU190FGLA2577

MGTREFCLK0_219	IO_L12_GC_66	IO_L11_GC_66	MGTREFCLK0_119
MGTREFCLK0_220			MGTREFCLK0_120
MGTREFCLK0_221			MGTREFCLK0_121
MGTREFCLK0_222			MGTREFCLK0_122
MGTREFCLK0_223			MGTREFCLK0_123
MGTREFCLK0_224			MGTREFCLK0_124
MGTREFCLK0_225			MGTREFCLK0_125
MGTREFCLK0_226			MGTREFCLK0_126
MGTREFCLK0_227			MGTREFCLK0_127
MGTREFCLK0_228			MGTREFCLK0_128
MGTREFCLK0_229			MGTREFCLK0_129
MGTREFCLK0_230			MGTREFCLK0_130
MGTREFCLK0_231			MGTREFCLK0_131
MGTREFCLK0_232			MGTREFCLK0_132
MGTREFCLK0_233			MGTREFCLK0_133
MGTREFCLK1_219			MGTREFCLK1_119
MGTREFCLK1_220			MGTREFCLK1_120
MGTREFCLK1_221			MGTREFCLK1_121
MGTREFCLK1_222			MGTREFCLK1_122
MGTREFCLK1_223			MGTREFCLK1_123
MGTREFCLK1_224			MGTREFCLK1_124
MGTREFCLK1_225			MGTREFCLK1_125
MGTREFCLK1_226			MGTREFCLK1_126
MGTREFCLK1_227			MGTREFCLK1_127
MGTREFCLK1_228			MGTREFCLK1_128
MGTREFCLK1_229			MGTREFCLK1_129
MGTREFCLK1_230			MGTREFCLK1_130
MGTREFCLK1_231			MGTREFCLK1_131
MGTREFCLK1_232	IO_L24P_EMCCLK_65		MGTREFCLK1_132
MGTREFCLK1_233			MGTREFCLK1_133



U3

XCVU190FGLA2577

MGTREFCLK0_219	IO_L12_GC_66	IO_L11_GC_66	MGTREFCLK0_119
MGTREFCLK0_220			MGTREFCLK0_120
MGTREFCLK0_221			MGTREFCLK0_121
MGTREFCLK0_222			MGTREFCLK0_122
MGTREFCLK0_223			MGTREFCLK0_123
MGTREFCLK0_224			MGTREFCLK0_124
MGTREFCLK0_225			MGTREFCLK0_125
MGTREFCLK0_226			MGTREFCLK0_126
MGTREFCLK0_227			MGTREFCLK0_127
MGTREFCLK0_228			MGTREFCLK0_128
MGTREFCLK0_229			MGTREFCLK0_129
MGTREFCLK0_230			MGTREFCLK0_130
MGTREFCLK0_231			MGTREFCLK0_131
MGTREFCLK0_232			MGTREFCLK0_132
MGTREFCLK0_233			MGTREFCLK0_133
MGTREFCLK1_219			MGTREFCLK1_119
MGTREFCLK1_220			MGTREFCLK1_120
MGTREFCLK1_221			MGTREFCLK1_121
MGTREFCLK1_222			MGTREFCLK1_122
MGTREFCLK1_223			MGTREFCLK1_123
MGTREFCLK1_224			MGTREFCLK1_124
MGTREFCLK1_225			MGTREFCLK1_125
MGTREFCLK1_226			MGTREFCLK1_126
MGTREFCLK1_227			MGTREFCLK1_127
MGTREFCLK1_228			MGTREFCLK1_128
MGTREFCLK1_229			MGTREFCLK1_129
MGTREFCLK1_230			MGTREFCLK1_130
MGTREFCLK1_231			MGTREFCLK1_131
MGTREFCLK1_232	IO_L24P_EMCCLK_65		MGTREFCLK1_132
MGTREFCLK1_233			MGTREFCLK1_133

U4

XCVU190FGLA2577



Zynq Mezzanine	clk_MGT1
	clk_MGT2
	clk_MGT3
	clk_MGT4
	clk_MGT5
	clk_EMCCLK
	clk_GC
	LHC_clk_in

MGT3 + MGT4 +IPBUS CLOCK


TITLE: StefanJFEX\_Block


Document Number:

REV:

Date: 19.08.2015 16:00:44

Sheet: 4/9







pins to be used as single ended links:  
 AY25 IO\_T3U\_N12\_61  
 BB24 IO\_T2U\_N12\_61  
 BE25 IO\_T1U\_N12\_61  
 BH22 IO\_T0U\_N12\_VRP\_61  
 AW30 IO\_T3U\_N12\_62  
 BB30 IO\_T2U\_N12\_62  
 BF30 IO\_T1U\_N12\_62  
 BL29 IO\_T0U\_N12\_VRP\_62  
 AT37 IO\_T3U\_N12\_63  
 AU35 IO\_T2U\_N12\_63  
 AY37 IO\_T1U\_N12\_63  
 BD31 IO\_T0U\_N12\_VRP\_63

Bank 68 (XCVU190) single-ended pins on :  
 IO\_L(1-11)P/N 22 single  
 Bank 65 (XCVU095) 32 single-ended pins on :  
 IO\_L[1,3-10,14-19]P/N, IO\_T1,IO\_T3  
 Bank 65 (XCVU190) differential pairs on :  
 IO\_L1P/N, IO\_L(3-20)P/N 19 diff

PARALLEL I/O	
TITLE: StefanJFEX_Block	
Document Number:	REV:
Date: 19.08.2015 16:00:44	Sheet: 6/9





place components closely together if possible  
 option 1 (boundary scan, no mezzanine)  
 0 Ohm:  
 R121, R105, R146, R147, R142, R112, R118,  
 R198, R200, R144  
 NA:  
 R145, R101, R102, R138, R148, R153, R126,  
 R104, R119, R135, R133, R197, R114, R129,  
 R117, R124, R123, R143, R137, R136, R134,  
 R132, R127, R199, R106, R120, R140, R141  
 termination:  
 R110, R122, R107, R130, R115, R108, R103,  
 R131, R116, R109, R111, R128



option 2 (boundary scan, incl mezzanine)  
 0 Ohm:  
 R121, R105, R146, R147, R120, R106, R140,  
 R141, R142, R129, R153, R126, R112, R118,  
 R117, R132, R143, R199, R114  
 NA:  
 R145, R101, R102, R138, R148, R104, R119,  
 R135, R133, R144, R124, R197, R198, R200  
 R123, R137, R136, R134, R127  
 termination:  
 R110, R122, R107, R130, R115, R108, R103,  
 R131, R116, R109, R111, R128

option 3 (config for 2 FPGAs, no mezzanine)  
 0 Ohm:  
 R145, R138, R144, R124, R123, R197  
 NA:  
 R153, R126, R104, R121, R105, R146, R199,  
 R147, R120, R106, R140, R141, R129, R112,  
 R142, R118, R101, R102, R148, R119, R114,  
 R135, R133, R117, R143, R137, R136, R134,  
 R132, R127, R198, R200  
 termination:  
 R110, R122, R107, R130, R115, R108, R103,  
 R131, R116, R109, R111, R128

option 4 (config for 2 FPGAs, incl mezzanine)  
 0 Ohm:  
 R153, R126, R145, R138, R144, R117, R124,  
 R123, R132, R143, R197  
 NA:  
 R104, R121, R105, R146, R147, R120, R199,  
 R106, R140, R141, R129, R112, R142, R118,  
 R101, R102, R148, R119, R135, R133, R114,  
 R137, R136, R134, R127, R198, R200  
 termination:  
 R110, R122, R107, R130, R115, R108, R103,  
 R131, R116, R109, R111, R128

JTAG	
TITLE: StefanJFEX_Block	
Document Number:	REV:
Date: 19.08.2015 16:00:44	Sheet: 8/9





I2C, IPMC, some more	
TITLE: StefanJFEX_Block	
Document Number:	REV:
Date: 19.08.2015 16:00:44	Sheet: 9/9