


high speed links (optional)


TITLE: StefanJFEX\_Block\_2016-06-30\_v6


Document Number: \_\_\_\_\_ REV: \_\_\_\_\_

Date: 18.07.2016 13:47:42 Sheet: 1/14

Ramping time for all power supplies:  $0.2 \text{ ms} < T < 40 \text{ ms}$







MGT3 + MGT4 + MGT5

TITLE: StefanJFEX\_Block\_2016-06-30\_v6





Document Number:

REV:

Date: 18.07.2016 13:47:42




Sheet: 4/14

MMCX



Zynq Mezzanine

clk_MGT1	1
clk_MGT2	1
clk_MGT3	1
clk_MGT4	1
clk_EMCCLK	1
clk_GC	3
JC_CMPR	3
LHC_clk_in	3



- J23/P23 connector pin assignments:
- Channel 1: Tx0+: a4, Tx1+: e4, Tx1-: f4, Tx2+: a3, Tx2-: b3, Tx3+: e3, Tx3-: f3, Rx0+: c4, Rx0-: d4, Rx1+: g4, Rx1-: h4, Rx2+: c3, Rx2-: d3, Rx3+: g3, Rx3-: h3
  - Channel 2: Tx0+: a2, Tx0-: b2, Tx1+: e2, Tx1-: f2, Tx2+: a1, Tx2-: b1, Tx3+: e1, Tx3-: f1, Rx0+: c2, Rx0-: d2, Rx1+: g2, Rx1-: h2, Rx2+: c1, Rx2-: d1, Rx3+: g1, Rx3-: h1

GCK\_IN

Tx0	34/d2
Tx1	34/d2
Tx2	34/d2
Tx3	34/d2
Rx0	34/d2
Rx1	34/d2
Rx2	34/d2
Rx3	34/d2

All connections on J23/P23

Tx0	32/d2
Tx1	32/d2
Tx2	32/d2
Tx3	32/d2
Rx0	32/d2
Rx1	32/d2
Rx2	32/d2
Rx3	32/d2


GLOBAL CLOCK

TITLE: StefanJFEX\_Block\_2016-06-30\_v6

Document Number: \_\_\_\_\_ REV: \_\_\_\_\_

Date: 18.07.2016 13:47:42 Sheet: 5/14

pins used for DCI referenz resistors(240R):  
 BD31 IO\_T0U\_N12\_VRP\_63  
 BD21 IO\_T0U\_N12\_VRP\_A28\_65  
 V21 IO\_T0U\_N12\_VRP\_72  
 (page11)




pins to be used as single ended links:  
 AY25 IO\_T3U\_N12\_61  
 BB24 IO\_T2U\_N12\_61  
 BE25 IO\_T1U\_N12\_61  
 BH22 IO\_T0U\_N12\_VRP\_61  
 AW30 IO\_T3U\_N12\_62  
 BB30 IO\_T2U\_N12\_62  
 BF30 IO\_T1U\_N12\_62  
 BL29 IO\_T0U\_N12\_VRP\_62  
 AT37 IO\_T3U\_N12\_63  
 AU35 IO\_T2U\_N12\_63  
 AY37 IO\_T1U\_N12\_63  
 BD31 IO\_T0U\_N12\_VRP\_63

connect complete banks  
 swapping of complete banks allowed  
 swapping within banks allowed  
 if possible swap identically for all FPGAs  
 if possible do not connect GC pins to GC pins  
 connection of banks within busses:  
 bank 67 to 71  
 bank 70 to 72

Bank 68 (XC7VU190) single-ended pins on :  
 IO\_L(1-12)/P/N 24 single

Bank 65 (XC7VU190) differential pairs on :  
 IO\_L1P/N, IO\_L(3-19)/P/N 18 diff


PARALLEL I/O	
TITLE: StefanJFEX_Block_2016-06-30_v6	
Document Number:	REV:
Date: 18.07.2016 13:47:42	Sheet: 6/14




Zynq Mezzanine

U1	24s
U2	24s
U3	24s
U4	24s
U5	24s


Place CCLK termination pads after last SPI device





CONFIG	
TITLE: StefanJFEX_Block_2016-06-30_v6	
Document Number:	REV:
Date: 18.07.2016 13:47:42	Sheet: 7/14















VCCALX monitoring	
TITLE: StefanJFEX_Block_2016-06-30_v6	
Document Number:	REV:
Date: 18.07.2016 13:47:42	Sheet: 12/14

pins used for DCI referenz resistors(240R):  
 BD31 IO\_T0U\_N12\_VRP\_63  
 BD21 IO\_T0U\_N12\_VRP\_A28\_65  
 V21 IO\_T0U\_N12\_VRP\_72

(page 13)



pins to be used as single ended links:  
 AY25 IO\_T3U\_N12\_61  
 BB24 IO\_T2U\_N12\_61  
 BE25 IO\_T1U\_N12\_61  
 BH22 IO\_T0U\_N12\_VRP\_61  
 AW30 IO\_T3U\_N12\_62  
 BB30 IO\_T2U\_N12\_62  
 BF30 IO\_T1U\_N12\_62  
 BL29 IO\_T0U\_N12\_VRP\_62  
 AT37 IO\_T3U\_N12\_63  
 AU35 IO\_T2U\_N12\_63  
 AY37 IO\_T1U\_N12\_63  
 BD31 IO\_T0U\_N12\_VRP\_63


connect complete banks  
 swapping of complete banks allowed  
 swapping within banks allowed  
 if possible swap identically for all FPGAs  
 if possible do not connect GC pins to GC pins  
 connection of banks within busses:  
 bank 67 to 71  
 bank 70 to 72

Bank 68 (XCVU190) single-ended pins on :  
 IO\_L(1-12)P/N 24 single  
 Bank 65 (XCVU190) differential pairs on :  
 IO\_L1P/N, IO\_L(3-19)P/N 18 diff

PARALLEL I/O	
TITLE: StefanJFEX_Block_2016-06-30_v6	
Document Number:	REV:
Date: 18.07.2016 13:47:42	Sheet: 13/14

pins used for DCI referenz resistors(240R):  
 BD31 IO\_T0U\_N12\_VRP\_63  
 BD21 IO\_T0U\_N12\_VRP\_A28\_65  
 V21 IO\_T0U\_N12\_VRP\_72

(page11)



pins to be used as  
 single ended links:  
 AY25 IO\_T3U\_N12\_61  
 BE24 IO\_T2U\_N12\_61  
 BE25 IO\_T1U\_N12\_61  
 SH22 IO\_T0U\_N12\_VRP\_61  
 AW30 IO\_T3U\_N12\_62  
 BF30 IO\_T2U\_N12\_62  
 BF39 IO\_T1U\_N12\_62  
 BL29 IO\_T0U\_N12\_VRP\_62  
 AT37 IO\_T3U\_N12\_63  
 AU35 IO\_T2U\_N12\_63  
 AY37 IO\_T1U\_N12\_63  
 BD31 IO\_T0U\_N12\_VRP\_63

connect complete banks  
 swapping of complete banks allowed  
 swapping within banks allowed  
 if possible swap identically for all FPGAs  
 if possible do not connect GC pins to GC pins  
 connection of banks within busses:  
 bank 67 to 71  
 bank 70 to 72

Bank 68 (XC7V190) single-ended pins on :  
 IO\_L(1-12)/P/N 24 single  
 Bank 65 (XC7V190) differential pairs on :  
 IO\_L1P/N, IO\_L(3-19)/P/N 18 diff

PARALLEL I/O

TITLE: StefanJFEX\_Block\_2016-06-30\_v6

Document Number:

REV:

Date: 18.07.2016 13:47:42

Sheet: 14/14