


REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPR.

INDEX PAGE(S) FUNCTION

- JTAG - PAGE 2
- ULTRAZED CONNECTION - PAGE 3
- PHY VSC8221 - PAGE 4
- JITTER CLEANER SI5345 - PAGE 5
- CLOCK DISTRIBUTION - PAGE 6
- CLOCK DISTRIBUTION - PAGE 7
- FPGA CONFIGURATION (1) - PAGE 8
- IPMC LEVEL TRANSLATOR - PAGE 9
- PS MIO - UART, SD CARD, MUX AND SATA - PAGE 10
- POWER - PAGE 11
- JFEX/TOPO CONNECTION (1) - PAGE 12
- JFEX/TOPO CONNECTION (2) - PAGE 13

CHECKED		C. KAHRA			DRAWING TITLE JFEX AND TOPO PHASE-I CONTROL MEZZANINE		
CHECKED		U.SCHAEFER					
CHECKED		B.BAUSS					
DRAWN		JULIO VIEIRA					
BLOCK TITLE							
<b>JOHANNES GUTENBERG UNIVERSITY MAINZ</b>					SIZE <b>C</b>	REV.	DRAWING NO.
					SCALE 3.0		SHEET 1 OF 13

REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPR.



J19

4	MAIN_TDO
3	ZYNQ_JTAG_TDO
2	TDO
1	ZYNQ_JTAG_TDI

FOR CONNECTION TO MAINBOARD:  
CONNECT PINS 1 AND 2  
CONNECT PINS 3 AND 4






UCCO\_1 (1.80 V)  
+UCCO\_HP\_64  
+UCCO\_HP\_65  
VUB  
UCCO\_2 (3.30 V)  
+UCCO\_HP\_47  
+UCCO\_HP\_48  
+UCCO\_P5T0\_501  
3V3

CHECKED	NAME	DATE	SIGN	DRAWING TITLE		
CHECKED	C. KAHRA			JFEX AND TOPO PHASE-I CONTROL MEZZANINE		
CHECKED	U.SCHAEFER					
CHECKED	B.BAUSS					
DRAWN	JULIO VIEIRA					
BLOCK TITLE				JTAG		
JOHANNES GUTENBERG UNIVERSITY MAINZ				SIZE	REV. 3.0	DRAWING NO.
				SCALE		
				SHEET 2 OF 13		





REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPR.



UCCO\_1 (1\_80 V)  
+VCCO\_1-HP-004  
1V8  
UCCO\_2 (3\_30 V)  
+VCCO\_2-HP-47  
+VCCO\_2-HP-48  
3V3

CHECKED	NAME	DATE	SIGN
CHECKED	C. KAHRA		
CHECKED	U.SCHAEFER		
CHECKED	B.BAUSS		
DRAWN	JULIO VIEIRA		


BLOCK TITLE: JITTER CLEANER

**JOHANNES GUTENBERG UNIVERSITY MAINZ**



DRAWING TITLE		
JFEX AND TOPO PHASE-I CONTROL MEZZANINE		
SIZE	REV. 3.0	DRAWING NO.
C		
SCALE		SHEET 5 OF 13

REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPR.


### TTC DATA REFCLK





### TTC DATA FANOUT



### IPBUS REFCLK




### SPARE MGT REFCLK



NAME	DATE	SIGN	DRAWING TITLE
CHECKED	C. KAHRA		JFEX AND TOPO PHASE-I CONTROL MEZZANINE
CHECKED	U.SCHAEFER		
CHECKED	B.BAUSS		
DRAWN	JULIO VIEIRA		
BLOCK TITLE			CLOCK DISTRIBUTION
JOHANNES GUTENBERG UNIVERSITY MAINZ			SIZE <b>C</b>
			REV. 3.0
			DRAWING NO.
			SCALE
			SHEET 6 OF 13


REVISIONS			
ZONE	LTR	DESCRIPTION	DATE

EXTERNAL MASTER CONFIGURATION CLOCK




INPUT-> LUPECLAC  
OUTPUT-> LVDS

CLEANED GLOBAL CLOCK



INPUT-> LUPECL  
OUTPUT-> LVDS

SPARE CLOCK TO PROCESSORS





INPUT-> LUPECL  
OUTPUT-> LVDS



























VCCO\_1 (< 1.80 V)  
+VCCO\_HP\_64  
+VCCO\_HP\_65  
+V8  
VCCO\_2 (< 3.30 V)  
+VCCO\_HP\_47  
+VCCO\_HP\_48  
+VCCO\_PSIO\_501  
3V3

NAME	DATE	SIGN	DRAWING TITLE	
CHECKED	C. KAHRA		JFEX AND TOPO PHASE-I CONTROL MEZZANINE	
CHECKED	U.SCHAEFER			
CHECKED	B.BAUSS			
DRAWN	JULIO VIEIRA		BLOCK TITLE	
CLOCK DISTRIBUTION			SIZE	DRAWING NO.
JOHANNES GUTENBERG UNIVERSITY MAINZ			REV. 3.0	
			SCALE	SHEET 7 OF 13





REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPR.




MASTER SPI SLAVE SELECTMAP  
M0 -> 1 M0 -> 0  
M1 -> 0 M1 -> 1  
M2 -> 0 M2 -> 1



SPI MEMORIES



UCCO\_1 (1.80 V)  
+UCCO\_HP\_04  
+UCCO\_HP\_05  
U15  
UCCO\_2 (3.30 V)  
+UCCO\_HP\_47  
+UCCO\_HP\_48  
+UCCO\_PSTIO\_501  
3V3



NET U3\_0  
IN I1\_B  
DONE  
PROGRAM\_B  
M0  
M1  
M2  
CCLK  
D0  
D1  
D2  
RDWR\_FCS\_B  
PUDC\_B  
NET JFEX  
U1\_CCLK\_CONF<1>  
U1\_FCS\_CONF<1>  
U1\_D0\_CONF<1>  
U1\_D1\_CONF<1>  
U1\_D2\_CONF<1>  
U1\_D3\_CONF<1>  
U2\_CCLK\_CONF<1>  
U2\_FCS\_CONF<1>  
U2\_D0\_CONF<1>  
U2\_D1\_CONF<1>  
U2\_D2\_CONF<1>  
U2\_D3\_CONF<1>  
U3\_CCLK\_CONF<1>  
U3\_FCS\_CONF<1>  
U3\_D0\_CONF<1>  
U3\_D1\_CONF<1>  
U3\_D2\_CONF<1>  
U3\_D3\_CONF<1>  
U4\_CCLK\_CONF<1>  
U4\_FCS\_CONF<1>  
U4\_D0\_CONF<1>  
U4\_D1\_CONF<1>  
U4\_D2\_CONF<1>  
U4\_D3\_CONF<1>


CHECKED	NAME	DATE	SIGN
CHECKED	C. KAHRA		
CHECKED	U.SCHAEFER		
CHECKED	B.BAUSS		
DRAWN	JULIO VIEIRA		
BLOCK TITLE: FPGA CONF			
<b>JOHANNES GUTENBERG UNIVERSITY MAINZ</b>			

DRAWING TITLE		
JFEX AND TOPO PHASE-I CONTROL MEZZANINE		
SIZE	REV. 3.0	DRAWING NO.
SCALE		SHEET 8 OF 13



REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPR.


### IPMC - LEVEL TRANSLATOR




NAME	DATE	SIGN	DRAWING TITLE JFEX AND TOPO PHASE-I CONTROL MEZZANINE
CHECKED C. KAHRA			
CHECKED U. SCHAEFER			
CHECKED B. BAUSS			
DRAWN JULIO VIEIRA			
BLOCK TITLE IPMC LEVEL TRANS			SIZE C
JOHANNES GUTENBERG UNIVERSITY MAINZ			REV. 3.0
			DRAWING NO.
SCALE			SHEET 9 OF 13

REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPR.


### USB UART




### IPMC UART




### MICRO SD CARD



### SATA INTERFACE



### I2C - MUX











NAME	DATE	SIGN	DRAWING TITLE	
CHECKED	C. KAHRA		JFEX AND TOPO PHASE-I CONTROL MEZZANINE	
CHECKED	U.SCHAEFER			
CHECKED	B.BAUSS			
DRAWN	JULIO VIEIRA			
BLOCK TITLE			UART, I2C MUX MICRO SD CARD	
JOHANNES GUTENBERG UNIVERSITY MAINZ			SIZE	DRAWING NO.
			REV. 3.0	
SCALE			SHEET 10 OF 13	

VCCO\_1 < 1.80 V >  
 +VCCO\_HP-04  
 IUB  
 VCCO\_2 < 3.30 V >  
 +VCCO\_HP-47  
 +VCCO\_HP-48  
 3V3





REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPR.



VCC0\_1 (<1.80 V>  
+VCC0\_HP\_54  
+VCC0\_HP\_55  
1U8  
VCC0\_2 (<3.30 V>  
+VCC0\_HP\_47  
+VCC0\_HP\_48  
+VCC0\_PSIO\_501  
3U3

NAME	DATE	SIGN
CHECKED C. KAHRA		
CHECKED U. SCHAEFER		
CHECKED B. BAUSS		
DRAWN JULIO VIEIRA		


BLOCK TITLE: JFEX/TOPO


JOHANNES GUTENBERG UNIVERSITY MAINZ

DRAWING TITLE		
JFEX AND TOPO PHASE-I CONTROL MEZZANINE		
SIZE	REV. 3.0	DRAWING NO.
SCALE		SHEET 13 OF 13

REVISIONS

ZONE	LTR	DESCRIPTION	DATE	APPR.



CADENCE DESIGN SYSTEMS, INC.  
 CADENCE

THIS DOCUMENT CONTAINS INFORMATION PROPRIETARY TO CADENCE DESIGN SYSTEMS INC (CADENCE). USE OR DISCLOSURE WITHOUT THE WRITTEN PERMISSION OF AN OFFICER OF CADENCE IS EXPRESSLY FORBIDDEN. COPYRIGHT (C) CADENCE 1988

DRAWING TITLE			
SIZE	REV.	DRAWING NO.	
<b>C</b>			
SCALE			SHEET OF