


REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPR.



OUTPUTVOLTAGE

R8	0V9	38.3K
----	-----	-------

PMBUS ADDRESS

R13	U1	26.1K	15H
U2		42.2K	19H
U3		61.9K	1DH
U4		90.9K	21H

OUTPUTVOLTAGE

R9	1V2	73.2K
----	-----	-------

PMBUS ADDRESS

R15	U1	31.6K	16H
U2		46.4K	1AH
U3		68.1K	1EH
U4		100K	22H



OUTPUTVOLTAGE

R10	0V85	31.6K
-----	------	-------

PMBUS ADDRESS

U1		21.5K	14H
U2		38.3K	18H
U3		56.2K	1CH
U4		82.5K	20H

TDK PMBus Addresses		
RADDR (KOHM)	PMBus ADDR	RAIL
0-6.81	10h	1V8
10	11h	2V5
13.3	12h	3V3
17.8	13h	
21.5	14h	U1_VCCINT
26.1	15h	U1_MGTAVCC
31.6	16h	U1_MGTAVTT
34.8	17h	
38.3	18h	U2_VCCINT
42.2	19h	U2_MGTAVCC
46.4	1Ah	U2_MGTAVTT
51.1	1Bh	
56.2	1Ch	U3_VCCINT
61.9	1Dh	U3_MGTAVCC
68.1	1Eh	U3_MGTAVTT
75	1Fh	
82.5	20h	U4_VCCINT
90.9	21h	U4_MGTAVCC
100	22h	U4_MGTAVTT
110	23h	
121	24h	
133	25h	
147	26h	
158	27h	



CADENCE DESIGN SYSTEMS, INC.

DRAWING TITLE: PWR_TDK_FPGA

SIZE: C

REV.:

DRAWING NO.:



SCALE:

SHEET 1 OF 2

THIS DOCUMENT CONTAINS INFORMATION PROPRIETARY TO CADENCE DESIGN SYSTEMS INC. (CADENCE). USE OR DISCLOSURE WITHOUT THE WRITTEN PERMISSION OF AN OFFICER OF CADENCE IS EXPRESSLY FORBIDDEN. COPYRIGHT (C) CADENCE 1988

REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPR.

OVERVOLTAGE PROTECTION



CADENCE DESIGN SYSTEMS, INC. 	DRAWING TITLE		
	PWR_TDK_FPGA		
THIS DOCUMENT CONTAINS INFORMATION PROPRIETARY TO CADENCE DESIGN SYSTEMS INC (CADENCE). USE OR DISCLOSURE WITHOUT THE WRITTEN PERMISSION OF AN OFFICER OF CADENCE IS EXPRESSLY FORBIDDEN. COPYRIGHT (C) CADENCE 1988	SIZE	REV.	DRAWING NO.
	C		
SCALE			SHEET 2 OF 2