

CERN-IPMC: Hardware guide

The AdvancedTCA standard has been selected as one of the hardware platforms for the upgrades of the back-end electronics of the CMS and ATLAS experiments of the Large Hadron Collider. In this context, the CERN EP-ESE group has designed and produced an IPMC mezzanine card for the management of AdvancedTCA blades. This document describes in detail how to implement the CERN-IPMC module on a custom ATCA board.

Hardware document
v.1.0

Sources:

CERN-IPMC sharepoint - https://espace.cern.ch/ph-dep-ESE-BE-ATCAEvaluationProject/PP_IPMC
Support e-mail – julian.mendez@cern.ch

1. Introduction

The commercial IPMC solution from Pigeon Point System was adapted to answer the needs defined by the CERN-IPMC specification. To be compliant with already designed AdvancedTCA blades, the DIMM-DDR3 VLP form factor and connector pinout¹ previously defined by the solution developed at LAPP were used.

The mezzanine card was designed to support the functions defined by the AdvancedTCA rev. 3.0 standard (hotswap, sensor monitoring, etc.), up to 8 AMCs and 1 intelligent-RTM, an Ethernet interface with RMCP/RCMP+, TCP/IP subset and UDP protocols, a serial interface for debug or Serial Over LAN (SOL), up to 51 user I/Os and a JTAG master that can be accessed via a Xilinx Virtual Cable server. Figure 1 shows a typical use of the CERN-IPMC where all of the interfaces are implemented.




Figure 1: Typical use of the CERN-IPMC

¹ DIMM-DDR3 VLP connector pinout and signals mapping in firmware: https://espace.cern.ch/ph-dep-ESE-BE-ATCAEvaluationProject/PP_IPMC/Public%20documents/CERN-IPMC%20-%20Pinout%20and%20mapping.pdf

2. Hardware

The CERN-IPMC architecture is mainly defined by the use of a SmartFusion FPGA. This Microsemi device provides all of the interfaces required and runs the firmware application on its embedded ARM Cortex M3 processor. Figure 2 shows the complete architecture of the CERN-IPMC mezzanine card.




Figure 2: Hardware architecture

2.1 Backplane connector (Zone 1)

The backplane connector (Zone 1) provides the interfaces required for the communication between the on-board controller and the shelf manager (shown in Figure 3).




Figure 3: Backplane (Zone 1) connector

The required capacitors and resistors for the Hardware address signals defined by REQ 2.298 and REQ 2.299 of the AdvancedTCA R3.0 standard and the I2C buffers for IPMB buses used to ensure safe insertion/extraction processes are already implemented on the mezzanine card. Therefore, the signals can be directly routed from the IPMC DIMM-DDR3 VLP connector to the backplane as shown in Figure 4.




Figure 4: Zone1 interfaces connectivity

2.2 Front panel

A few signals, connected to the front panel, are used to get the handle switch state and to provide status (LEDs). By default, the IPMC waits for a low value on the “handle switch” signal to start the Power ON sequence and send a Power OFF request to the Shelf manager when the signal goes back to a high value. The line must be pulled-up to the reference voltage (3.3Volts) with a 10k resistor on the blade. De-bouncing is done in firmware. The LEDs are directly connected to controller I/Os and driven by a 3.3V output except the Blue LED signals, which is boosted by a TPS61070 to provide a 5V output. Figure 5 shows how the interfaces must be routed.




Figure 5: Front panel features connectivity

2.3 Power management

The power management of the AdvancedTCA blade, carried out by the IPMC, is made using specific pins and the Mgt I2C bus available on the IPMC DIMM connector. Figure 6 shows a successfully tested implementation.




Figure 6: Power management example design

2.4 JTAG slave

The JTAG slave interface is used to configure the FPGA located on the IPMC mezzanine card using a FlashPro4 JTAG programmer. Figure 7 shows a possible connectivity of the JTAG slave interface to a front panel connector.




Figure 7: JTAG slave interface connectivity

2.5 JTAG master

The JTAG master interface, available on the CERN-IPMC mezzanine card is made of GPIO that runs JTAG commands at 5MHz. All of the pins are directly connected to controller I/Os (3.3V) with neither any additional pull-up/down nor capacitors. The connectivity between the ATCA on-board device and the JTAG master interface of the IPMC has to be handled by the user.

Note: This feature has been successfully tested with Xilinx FPGA only.

