

SEquencing an 3v3_UP ?????

3V3_UP has to be sorted

$UXx = 0.573 - 1.375V$
 $UPx = 0.573 - 1.375V$
 $1.250 - 3.000V$
 $2.500 - 6.000V$
 $UH = 2.50 - 6.00V$
 $= 6.00 - 14.40V$


Dual 50A or Single 100A VIN: 4.5V to 16V UOUT: 0.6V to 1.8V VIN VOUT1 VOUT2 LTM4700 RUN1 PG000 RUN2 PG000 PMBUS	QUAD 31.25A or Single 125A VIN: 4.5V to 16V UOUT: 0.5V to 3.3V VIN VOUT1 VOUT2 VOUT3 VOUT4 LTM4681 RUN1 PG000 RUN2 PG000 PMBUS	Dual 6A or Single 12A VIN: 2.9V to 20V UOUT: 0.4V to 5.5V VIN VOUT1 VOUT2 LTM4681 RUN1 PG000 RUN2 PG000 PMBUS
---	--	---


POWER SUPPLY MAINBOARD

TITLE: fFEX Block_BB_U12

Document Number: _____ REV: BB


Date: 14.09.2023 08:35 Sheet: 1/10





CTRL MEZZ	
TITLE: fFEX Block_BB_U12	
Document Number:	REV: BB
Date: 14.09.2023 08:35	4
Sheet: 3/10	



JITTER CLEANER I2C




Jitter Cleaner	
TITLE: fFEX Block_BB_U12	
Document Number:	REU: BB
Date: 14.09.2023 08:35 4	Sheet: 4/10

FPGA CONFIG_CPLD1


FireFly CONTROL CPLD2



CONTROL CPLDs	
TITLE: fFEX Block_BB_U12	
Document Number:	REV: BB
Date: 14.09.2023 08:35	4
Sheet: 5/10	



JTAG BOUNDARY TEST MEZZ	
TITLE: fFEX Block_BB_U12	
Document Number:	REU: BB
Date: 14.09.2023 08:35 4	Sheet: 6/10



CTRL MEZZ - JTAG INTERFACE

TAP1

TAP2

MAINBOARD

TO FPGAs
HSDP_TX1+TX2_AC
HSDP_RX1+RX2_AC

USB_C
RX_P/N
TX_P/N
D+
D-

MEZZ
Digilent_SMT2_NC
TMS
USB USB_JTAG
D+
D-
TCK
TDO
TDI

CPLD3
3V3_BL JTAG_MUX1_SEL
1V8_U2 JTAG_MUX2_SEL
1V8_BL JTAG_MUX3_SEL

SEL 0 = SxA to Dx
SEL 1 = SxB to Dx

U1
XC0U13P
TDO
TMS
TCK
TDI

U2
XC0U13P
TDO
TMS
TCK
TDI

ZYNQ
JTAG_2
BANK47
3V3
TMS
TCK
TDO
TDI
Slave
1V8_BL
JTAG

MUX3
UCC
S1A
S2A
S3A
S4A
D1
D2
D3
D4
S1B
S2B
S3B
S4B
TMS
TCK
TDO
TDI
OE*
SE
TMUX1574
JTAG_MUX3_SEL

MUX2
UCC
S1A
S2A
S3A
S4A
D1
D2
D3
D4
S1B
S2B
S3B
S4B
OE*
SE
TMUX1574
SEL 0 = SxA to Dx
SEL 1 = SxB to Dx

Serial ID

CTRL MEZZ


TITLE: fFEX Block_BB_U12

Document Number:

REV:
BB

Date: 14.09.2023 08:35


Sheet: 7/10




- 1 UZ_GCK1_IN 40.08MHz
- 2 UZ_MUX_CLK_OUT
- 3 UZ_JC fixed CLK3 IN 125MHz
- 4 UZ_JC fixed CLK4_IN 100 MHz
- 5 UZ_JC fixed CLK5 100MHz
- 6 UZ_JC fixed CLK6 100MHz
- 7 UZ_MGT1_IN 156.25 MHz
- 8 UZ_MGT4_IN 80.16 MHz
- 9 UZ_MGT2_IN 240.48 MHz
- 10 UZ_MGT3_IN 320.64 MHz
- 11 UZ_MGT1_IN 156.25 MHz

- 0 MGT5B JC fixed ALT_CLK 128.9062MHz Interlaken alternative 128.9062 MHz
- 1 MGT1 clock 156.25 MHz
- 2 CTRL_MEZZ clock 156.25 MHz
- 3 UZ_JC fixed CLK3 IN 125MHz
- 4 UZ_JC fixed CLK4_IN 100 MHz
- 5 UZ_JC fixed CLK5 100MHz
- 6 UZ_JC fixed CLK6 100MHz
- 7 MGT2 clock 240.48 MHz
- 8 Configuration U1 clock 88 MHz
- 9 Configuration U2 clock 88 MHz

CLOCKING	
TITLE: fFEX Block_BB_U12	
Document Number:	REV: BB
Date: 14.09.2023 08:35 4	Sheet: 8/10





TITLE: fFEX Block_BB_U12	
Document Number:	REV: BB
Date: 14.09.2023 08:35 4	Sheet: 10/10