

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16

Technical Specification

ATLAS Level-1 Calorimeter Trigger Upgrade

Jet Feature Extractor (jFEX) Prototype

**Sebastian Artz, Stefan Rave, Ulrich Schäfer,
Esteban Torregrosa**

Draft

Version: 0.2

14 July 2014

17 **Contents**

18 1 Related Documents 3

19 2 Conventions 3

20 3 Introduction..... 4

21 3.1 Overview of Phase-1 System 5

22 3.2 Overview of Phase-2 system..... 6

23 4 Functionality 7

24 4.1 Real-Time Data Path..... 8

25 4.1.1 Input Data Granularity 8

26 4.1.2 Feature Identification Algorithms 8

27 4.1.3 Processing Area..... 9

28 4.1.4 Result Merging..... 10

29 4.1.5 Output Bandwidth..... 11

30 4.2 Readout Data Path..... 11

31 4.3 Latency..... 14

32 4.4 Error Handling 14

33 4.5 Interface to TTC..... 14

34 4.6 Slow Control..... 15

35 4.7 Environment Monitoring..... 15

36 4.8 Commissioning and Diagnostic Facilities..... 15

37 4.9 ATCA form factor..... 16

38 5 Data formats..... 16

39 Input data 16

40 5.1 16

41 5.1.1 Calorimeter Data Format 17

42 5.2 Real-Time Output Data..... 17

43 Readout data..... 19

44 5.3 19

45 6 Implementation 20

46 6.1 Input Data Reception and Fan Out..... 20

47 6.2 Processor FPGA..... 21

48 6.3 Merger FPGA..... 22

49 6.3.1 Result merging 22

50 6.3.2 Readout 23

51 6.3.3 Control 23

52 6.4 Clocking..... 24

53 6.5 High-Speed signals on the PCB 24

54 6.6 FPGA configuration..... 25

55 6.7 The IPM Controller..... 25

56 6.8 Power Management 26

57 6.9 Front-panel Inputs and Outputs..... 26

58 6.10 Rear-panel Inputs and Outputs..... 27

59 6.10.1 ATCA Zone 1 27

60 6.10.2 ATCA Zone 2 27

61 6.10.3 ATCA Zone 3 28

62 6.11 LEDs 28

63 6.12 Instrument Access Points 29

64 6.12.1 Set-Up and Control Points 29

65 6.12.2 Signal Test Points..... 29

66 6.12.3 Ground Points 29

67 6.13 Floor plan..... 29

68 7 Front-Panel Layout 31

69 8 Programming model..... 31

70	8.1	Guidelines	31
71	8.2	Register Map.....	31
72	8.3	Register Descriptions	32
73	9	Glossary	32
74	10	Document History	34
75			

76 **1 Related Documents**

- 77 [1.1] ATLAS TDAQ System Phase-I Upgrade Technical Design Report,
78 CERN-LHCC-2013-018, <http://cds.cern.ch/record/1602235/files/ATLAS-TDR-023.pdf>
- 79 [1.2] L1Calo Phase-I Hub Specification (*not yet available*)
- 80 [1.3] L1Calo Phase-I ROD specification
81 (https://twiki.cern.ch/twiki/pub/Atlas/LevelOneCaloUpgradeModules/Hub-ROD_spec_v0_9.pdf)
82
- 83 [1.4] L1Calo Phase-I eFEX Specification
84 (https://twiki.cern.ch/twiki/pub/Atlas/LevelOneCaloUpgradeModules/eFEX_spec_v0.2.pdf)
85
- 86 [1.5] L1Calo Phase-I Optical plant Specification (*not yet available*)
- 87 [1.6] ATCA Short Form Specification, http://www.picmg.org/pdf/picmg_3_0_shortform.pdf
- 88 [1.7] PICMG 3.0 Revision 3.0 AdvancedTCA Base Specification, *access controlled*,
89 <http://www.picmg.com/>
- 90 [1.8] L1Calo High-Speed Demonstrator report
91 (https://twiki.cern.ch/twiki/pub/Atlas/LevelOneCaloUpgradeModules/HSD_report_v1.0_2.pdf)
92
- 93 [1.9] Development of an ATCA IPMI controller mezzanine board to be used in the ATCA
94 developments for the ATLAS Liquid Argon upgrade,
95 <http://cds.cern.ch/record/1395495/files/ATL-LARG-PROC-2011-008.pdf>

96 **2 Conventions**

97 The following conventions are used in this document.

98 A programmable parameter is defined as one that can be altered by slow control, for example,
99 between runs, not on an event by event basis. Changing such a parameter does not require a
100 re-configuration of any firmware.

101 Where multiple options are given for a link speed, for example, the readout links of the jFEX
102 are specified as running up to 10 Gb/s, this indicates that the link speed has not yet been fully
103 defined. Once it is defined, that link will use a single speed. No links on the jFEX will
104 support more than one speed in operation.

105 In accordance with the ATCA convention, a crate of electronics here is referred to as a shelf.

106 Where the term jFEX is used here, without qualification, it refers to the jFEX module. The
107 jFEX subsystem is always referred to explicitly by that term.

108 **3 Introduction**


109 This document describes the jet Feature Extractor (jFEX) module of the ATLAS Level-1
110 Calorimeter Trigger Processor (L1Calo) [1.1] . The jFEX is one of several modules being
111 designed to upgrade L1Calo, providing the increased discriminatory power necessary to
112 maintain trigger efficiency as the LHC luminosity is increased beyond that for which ATLAS
113 was originally designed.

114 The function of the jFEX module is to identify, in the data received from the electromagnetic
115 and hadronic calorimeters, large energy deposits indicative of jets and τ particles. Global
116 parameters like total transverse energy and missing transverse energy are also calculated. The
117 jFEX does this, using algorithms of greater complexity and data of finer granularity than
118 those processed by the current L1Calo system. At the same time larger jets can be calculated
119 than those possible in the Phase-0 system.

120 The jFEX will be installed in L1Calo during the long shutdown LS2, as part of the Phase-1
121 upgrade, and it will operate during Run 3. It will remain in the system after the Phase-2
122 upgrade in LS3, and will operate during Run 4, at which time it will form part of L0Calo. The
123 following sections provide overviews of L1Calo in Run 3 and L0Calo in Run 4. Where the
124 requirements on the jFEX are different in these two runs, it is the most demanding
125 requirements that are used to specify the jFEX. Where these arise from Run 4, this is stated
126 explicitly in the text.

127 This is a specification for a prototype jFEX. This prototype is intended to exhibit the full
128 functionality of the final module, plus some additional functionality for research purposes,
129 such as the ability to handle different speeds of multi-Gb/s link. The other differences
130 between prototype and final functionality are noted in the appropriate sections. Excepting
131 these, the functionality described here can be regarded as that of the final jFEX.

132 3.1 Overview of Phase-1 System



133

134

135

Figure 1. The L1Calo system in Run 3. Components installed during LS2 are shown in yellow /orange.

136

In Run 3, L1Calo contains three subsystems installed prior to LS2 (see Figure 1):

137

138

139

140

- the Pre-Processor, which receives shaped analogue pulses from the ATLAS calorimeters, digitises and synchronises them, identifies the bunch-crossing from which each pulse originated, scales the digital values to yield transverse energy (E_T), and prepares and transmits the data to the following stages;

141

142

143

- the Cluster Processor (CP) subsystem, comprising Cluster Processor Modules (CPMs) and Common Merger Extended Modules (CMXs), which identifies isolated e/γ and τ candidates;

144

145

146

- the Jet/Energy Processor (JEP) subsystem, comprising Jet/Energy Modules (JEMs) and Common Merger Extended Modules (CMXs), which identifies energetic jets and computes various energy sums.

147

148

Also installed prior to LS2 is the Topological Processor (L1Topo), which receives data from L1Calo and L1Muon and applies topological algorithms and kinematic cuts.

149

150

Additionally, it contains the following two subsystems, installed as part of the Phase-1 upgrade in LS2:

151

152

153

- the eFEX subsystem, comprising eFEXs, and Hub modules [1.2] with Readout Driver (ROD) daughter cards [1.3], which identifies and counts isolated e/γ and τ candidates, using data of finer-granularity than does the CP subsystem;

154

155

156

- the jet Feature Extractor (jFEX) subsystem [1.4], comprising jFEX modules and Hub modules with ROD daughter cards, which identifies energetic jets, large τ candidates and computes various energy sums, using data of finer-granularity while handling larger jet

157 windows than does the JEP subsystem. The increased granularity also allows for more
158 flexible and more complex jet algorithms.

159 In Run 3, the electromagnetic calorimeter (ECAL) electronics provide L1Calo with both
160 analogue signals (for the CP and JEP) and digitised data (for the eFEX and jFEX
161 subsystems). From the hadronic calorimeters (HCAL), only analogue signals are received.
162 These are digitised on the JEP and output optically towards the eFEX and jFEX subsystems.
163 Initially at least, the eFEX and jFEX subsystems operate in parallel with the CP and JEP
164 subsystems. Once the outputs of the eFEX and jFEX have been validated, removing the CP
165 and JEP systems from L1Calo is an option, excepting that section of the JEP used to provide
166 hadronic data to the FEX subsystems.

167 The optical signals from the JEP and ECAL electronics are sent to the FEX subsystems via an
168 optical plant [1.5] . It breaks apart the fibre bundles and regroups them, changing the
169 mapping from that employed by the ECAL and JEP electronics to that required by the eFEX
170 and jFEX subsystems.

171 The outputs of the eFEX and jFEX (plus CP and JEP) subsystems comprise Trigger Objects
172 (TOBs): words which describe the location and characteristics of any candidate trigger
173 objects found. These words are transmitted to L1Topo via optical fibres. There, they are
174 merged over the system and topological algorithms are run, the results of which are
175 transmitted to the Level-1 Central Trigger Processor (CTP).

176 The eFEX and jFEX subsystems are both implemented using the ATCA standard [1.6] [1.7] .
177 The jFEX comprises one shelf of 7 jFEX modules. L1Topo comprises up to four identical
178 modules, each of which receives a copy of all data from all the jFEX modules.


179 As for the other L1Calo processing modules, on receipt of an L1A the jFEX subsystem
180 provides Region of Interest (RoI) and Readout data to Level-2 and the DAQ system
181 respectively. Each jFEX module outputs these data on to the shelf backplane, and two Hub
182 modules in each shelf aggregate the data and implement the required ROD functionality (via
183 a daughter board). Additionally, the Hub modules provide hubs on the TTC, control and
184 monitoring networks.

185 **3.2 Overview of Phase-2 system**

186 In the Phase-2 upgrade, the entire calorimeter input to L1Calo (from both the ECAL and the
187 HCAL) will migrate to the digital path, rendering the Pre-Processor, CP and JEP subsystems
188 obsolete. The eFEX and jFEX subsystems will thus form the front-end of the L1Calo system
189 at Phase-2. Hence, not only must they be designed for adequate performance at Phase-1, they
190 must also be compatible with the Phase-2 upgrade.

191 The Phase-2 upgrade will be installed in ATLAS during LS3. At this point, substantial
192 changes will be made to the trigger electronics: the entire calorimeter input to the trigger
193 (from both the ECAL and the HCAL) migrates to the digital path; the latency available to the
194 Level-1 trigger is greatly increased; L1Track is introduced and requires seeding. To meet
195 these new opportunities and demands, L1Calo is split into L0Calo (a Level-0 calorimeter
196 trigger) and L1Calo.


197 The remaining parts of the previous L1Calo system, the eFEX and jFEX subsystems remain,
 198 but they now constitute L0Calo (see Figure 2). They supply L0Topo (and thence L0CTP)
 199 with real-time TOB data and, on receipt of an L0A, they supply readout data to the DAQ
 200 system, plus RoI data to L1Calo and L1Track.



201
 202 **Figure 2. The L0/L1Calo system in Run 4. The new L1 system is shown in red /pink.**
 203 **Other modules (yellow /orange) are adapted from the previous system to form the**
 204 **new L0Calo.**

205 4 Functionality

206 Figure 3 shows a block diagram of the jFEX. The various aspects of jFEX functionality are
 207 described in detail below. Implementation details are given in section 6.



(1): 4x72 on the backplane: 3x72 input and 1x72 output, including spares
 (2): 16+2, including spares

208

209 **Figure 3. A block diagram of the jFEX module. Shown are the real-time and readout**
210 **data paths. With the exception of the L1A, control and monitoring signals are**
211 **omitted for simplicity.**

212 **4.1 Real-Time Data Path**

213 **4.1.1 Input Data Granularity**

214 The jFEX receives data from all calorimeter parts. From ECAL and HCAL data is received as
215 single E_T values from each 0.1×0.1 (η , ϕ) trigger tower, summed in depth, covering the
216 central region $|\eta| < 2.5$. The region $2.5 < |\eta| < 3.2$ is covered in 0.2×0.2 . The FCAL region of
217 $3.2 < |\eta| < 4.9$ is divided in up to 12 η -bins, depending on the FCAL layer, with a binning
218 width of 0.4 in ϕ .

219 **4.1.2 Feature Identification Algorithms**

220 The jFEX system examines data from the Electromagnetic and Hadronic Calorimeters, within
221 the range $|\eta| < 4.9$, to identify energy deposits characteristic of hadronic jets. The data from
222 the range $|\eta| < 2.5$ is also used to identify energy deposits from τ particles, which are larger
223 than the windows used by the τ identification algorithms on the eFEX system. Combining the
224 data from all jFEX modules, the global parameters E_T and E_T^{miss} are calculated.

225 Multiple versions of the sliding window algorithm are implemented in parallel, to achieve the
226 best result in identifying jets from energy deposits in both calorimeters.

227 Physics studies to determine the optimal algorithms are on-going. The following descriptions
228 are indicative; whilst the precise details are undefined, the overall structure and complexity of
229 the algorithms are understood.

230 The algorithm employed for the purpose of identifying large energy deposits from τ particles,
231 measures the diffuseness of the deposits, thus distinguishing those produced by τ particles
232 from the more diffuse deposits typical of jets interacting in the ECAL. The algorithm can be
233 divided into two steps: the first step is to seed the process of finding τ candidates by
234 searching for characteristic shower shapes and applying a hadronic veto, followed by
235 measuring the energy of the candidate particles.

236 The process of finding jet candidates is based on the sliding window algorithm. Energy
237 deposits are summed around a central trigger tower over a small area. If this sum is a local
238 maximum, compared to its 8 neighbours, the central trigger tower is considered as the
239 position of a jet candidate. Once a candidate is found, a bigger area around the position is
240 summed, to calculate the transverse energy. In the JEP system the size of the seeding area is
241 0.4×0.4 ($\eta \times \phi$) with up to 0.8×0.8 for the energy calculation. The jFEX system can
242 calculate candidates with up to 1.7×1.7 . As a further improvement non-square jet windows
243 are feasible, due to the finer granularity. Also weights can be applied to each individual
244 trigger tower within a jet window. The values that provide the best trigger performance are
245 yet to be determined by studies.

246 In parallel to the regular jet finding an additional algorithm is used to identify heavily boosted
247 objects, like top quarks, which decay into several, separate jets. For this purpose the sliding
248 window algorithm can be extended to a maximum size of 2.2×2.2 , using a granularity of
249 0.2×0.2 . For the inner region of 1.8×1.8 the finer granularity can be used to identify a
250 substructure. The detailed mechanism for finding these “fat jets”, as well as the identification
251 of its sub structure, is a matter of ongoing studies.

252 In addition to the algorithms mentioned above recent development on triggering algorithms,
253 like the so called jet-without-jet algorithms [ref], are being explored to be implemented inside
254 the jFEX.

255 For those trigger candidates that pass the tests above, Trigger Object words (TOBs) are
256 generated and passed to the merging logic (see below). These TOBs describe the location and
257 type of the candidate and its energy.

258 At the edges of the η range of the calorimeter, data for the full search windows are not
259 available. In these instances, modified algorithms are applied (the details of which are to be
260 defined).

261 Beside these TOBs, the parameters E_T and E_T^{miss} are estimated on each jFEX module for a
262 subset of the detector and sent to L1Topo to be merged to a global value.

263 The increased instantaneous luminosity of the LHC in Run 3 and Run 4 will produce
264 unprecedented levels of pile-up. To compensate for this, event-by-event corrections, which
265 cope with the fluctuations of pile-up energy deposits, are determined and applied on each
266 jFEX module. These corrections are viable for jet finding, as well as for E_T^{miss} calculations.

267 **4.1.3 Processing Area**


268 The feature identification algorithms used by the jFEX define a core area, over which TOB
269 candidates are found, and a larger environment area, from which the algorithms need to
270 receive the data. As the core areas examined by neighbouring instances of each algorithm are
271 contiguous, the environment areas overlap. In the central region each module covers the
272 whole ϕ -ring over 0.8 in η as the core area. Five modules are required for $|\eta| \leq 2.0$. The
273 region within $2.0 < |\eta| < 4.9$ is covered by a single module for each side of the detector. This
274 is possible due to the coarser granularity and missing environment at the outer end.
275 Contiguous to its core area any module receives data in 0.1×0.1 granularity for 0.8 in η in
276 each direction and an additional row in 0.2×0.2 granularity beyond this, to support the
277 identification algorithm for fat jets. Hence a single module in the central region receives data
278 from a region of 2.8×6.4 ($\eta \times \phi$).

279 In total, seven jFEX modules are required to process all of the data from the calorimeters
280 within the range $|\eta| < 4.9$. The hardware on all jFEX modules is the same; the differences in
281 core area processed are implemented via firmware.

282 On each jFEX module there are 4 Processor FPGAs. Each of them covers a quarter of the
283 modules core area in ϕ . Combined with the environment of 0.8 in both, η and ϕ , a single
284 FPGA receives data from a total of 2.4×3.2 ($\eta \times \phi$) in a granularity of 0.1×0.1 . The
285 extended environment increases the covered area to 2.8×3.6 ($\eta \times \phi$), using a coarser
286 granularity in the outer region.

287 Each jFEX module receives only one copy of the data from every trigger tower. The required
 288 duplication for overlapping areas is handled internally as shown in Figure 4. The core area
 289 (displayed in red) and the environment within the same ϕ range (shown in violet) are received
 290 directly from the source. This information is duplicated early in the MGT data path and
 291 retransmitted via PMA “loopback” to the neighbouring FPGAs. The duplicated data is shown
 292 light blue. The extended environment shown in green is transmitted via the same links that
 293 carry the data for the fine granularity. Each input contains 16 trigger towers in fine
 294 granularity, arranged in 0.4×0.4 , and 2 additional cells covering 0.2×0.4 . The extended
 295 environment shown in orange is transmitted from the neighbouring FPGAs via low latency
 296 1Gb/s differential links.

297



298

299 **Figure 4. The input data for a single Processor FPGA, including granularity**
 300 **and source. The red area shows the core area, while the blue and violet**
 301 **shows the environment area. The orange and green shows the extra**
 302 **environment area added for fat jets feature extraction.**

303 4.1.4 Result Merging

304 The feature-identification algorithms described above are implemented in four Processor
 305 FPGAs, each of which processes data from its own core area of the calorimeters. The outputs
 306 from these algorithms are TOBs as well as subtotals for E_T and E_T^{miss} . In order to make the
 307 best use of the limited bandwidth available for transmitting data to L1Topo (see below), these
 308 TOBs are ‘merged’ over each module. That is, they are prioritised and, potentially, sorted.
 309 The exact algorithms to be employed for this purpose are to be determined. Their complexity
 310 may be limited by the latency they add to the Level-1 trigger.

311 Merging of the output is performed on a separate Merger FPGA. This device receives the
312 results from each of the Processor FPGAs on 48 differential signal pairs operating at 1 Gb/s.
313 This number of links at the given speed allows any one of the Processor FPGAs to supply the
314 entire real-time output of the jFEX concerning TOBs. The exact number of links required for
315 this purpose depends on the bandwidth from the Merger FPGA to L1Topo.

316 **4.1.5 Output Bandwidth**

317 The real-time output data of the jFEX are transmitted to the L1Topo system. This system
318 comprises multiple, identical modules, and the jFEX is assumed to transmit the same data to
319 each module. Furthermore, each L1Topo module houses two FPGAs, and, ideally, the jFEX
320 should transmit the same data to each L1Topo FPGA, to maximise the flexibility and
321 minimise the latency of L1Topo.

322 Due to bandwidth constraints at the L1Topo input, the real-time output of the jFEX must be
323 carried on a maximum of four fibres per L1Topo FPGA. The exact format of the jFEX TOBs
324 is yet to be defined, but they are estimated to be approximate 40 bits in size. If each L1Topo
325 FPGA must receive its own copy of the jFEX data, using four fibres at 12.8 Gb/s, with
326 8b/10b encoding, this means no more than 24 TOBs can be output from a jFEX module in
327 any bunch crossing. Studies are underway to confirm that this is sufficient.

328 If the available bandwidth is not sufficient, there is the option for increasing the real-time
329 output bandwidth of the jFEX. The requirement to transmit a copy of the data to each
330 L1Topo FPGA could be dropped, allowing the jFEX to transmit its data on eight fibres to
331 each L1Topo module. In this scenario, data is transferred between FPGAs on L1Topo. This
332 option also requires additional parallel links running between the Processor FPGAs and the
333 Merger FPGA.

334 The jFEX has upwards of 40 fibre outputs, allowing copies of the output data to be provided
335 to up to 10 L1Topo FPGAs (on four fibres each), or 5 L1Topo modules (on eight fibres
336 each). Presently, it is not foreseen that there will be more than four L1Topo modules used in
337 L1Calo. The extra output capacity of the jFEX is spare.

338 **4.2 Readout Data Path**

339 On receipt of an L1A signal, the jFEX provides data to a number of systems: in Run 3, it
340 provides RoI data to Level-2; in Run 4, it provides RoI data to L1Track and L1Calo (the
341 jFEX being part of L0Calo in Run 4); in both Run 3 and Run 4, it provides data to the DAQ
342 system. Collectively, these data are referred to here as readout data.

343 The jFEX outputs a single stream of readout data, which contains the superset of the data
344 required by all of the downstream systems. In Run 3, these data are transmitted across the
345 crate backplane to a ROD. In Run 4, there are two RODs per crate and the jFEX transmits
346 identical readout data to both RODs. It is the RODs that are responsible for formatting the
347 data as required by the downstream systems, and handling the multiple interfaces.


348 For each event that is accepted by the Level-1 trigger, the jFEX can send three types of data
349 to the readout path: final TOBs, expanded TOBs (XTOBs) and input data. The final TOBs
350 are copies of those transmitted to L1Topo. In normal running mode these are the only data
351 read out. The XTOBs are words that contain more information about trigger candidates than

352 can be transmitted on the real-time data path (see section 5.2). They are extracted from the
 353 real-time path before the merging process and therefore, as merging may reduce the number
 354 of TOBs, the number of XTOBs may be larger than the number of TOBs. To minimise the
 355 amount of readout data generated, XTOBs are not normally read out. However, this
 356 functionality can be enabled via the slow control interface. This cannot be done dynamically
 357 for individual events.

358 The input data comprise all data received from the calorimeters. They are copied from the
 359 real-time path after serial-to-parallel conversion and after the CRC word has been checked.
 360 There are a number of programmable parameters, set via slow control, that determine which
 361 input data are read out. These are as follows.

- 362 • The Input Readout mode: by default, only input data from fibres that have generated an
 363 error are read out. However, the readout of data received without error can also be
 364 enabled.
- 365 • The Input Channel Mask: the read out of individual channels of input data, from
 366 individual FPGAs, can be disabled. A channel here means the data received at an FPGA
 367 from one fibre. In total, a Processor FPGA on the jFEX receives up to 104 channels of
 368 input data. However, many of these data are redundant copies, created because of the
 369 need to fan out data between the FPGAs. The Input Channel Mask provides a way of
 370 stripping redundant channels from the jFEX readout. It also allows data from permanently
 371 broken links to be excluded from the readout process.
- 372 • The Input Readout Veto: this veto is asserted for a programmable period (0-256 ticks)
 373 after the read out of any Input Data. It provides a means of pre-scaling the amount of
 374 Input data read out, preventing it from overwhelming the readout path.

375 The mechanism for capturing readout data is illustrated in Figure 5. For every bunch crossing
 376 all input data, intermediate and final TOB data are copied from the real-time path and written
 377 to scrolling, dual-port memories. They are read from these memories after a programmable
 378 period, of up to 3 μ s. At this point they are selected for readout if they meet both of the
 379 following criteria: an L1A pertaining to them is received, and they are enabled for readout by
 380 the control parameters described above. Otherwise, they are discarded.



381
 382 **Figure 5. A functional representation of the jFEX readout logic.**

383 For each L1A, data from a time frame, programmable via control parameters, can be read out.
 384 The selection of data for read out is a synchronous process with a fixed latency, and it is the

385 period for which data are held in the scrolling memories that determines the start point of this
386 time frame. The correct value must be determined when commissioning L1Calo (it should
387 correspond to the period from when the data are copied into the scrolling memories, to when
388 an L1A pertaining to those data is received at the jFEX, plus or minus any desired offset in
389 the time frame). The jFEX hardware allows the read out of overlapping time frames. At low
390 rates (including everything before Run 4) the jFEX expects never to read out overlapping
391 time frames. At high rates, the read out of overlapping time frames will be possible, but the
392 frame length and trigger rate will need to be controlled carefully to prevent buffer overflow.

393 It is possible that for a BC there will be no TOB data (or XTOB data when enabled) to be
394 captured. In such cases a control word is inserted into the readout path to indicate this. This
395 word, which is used for flow-control, is internal to the jFEX; it is not passed to the ROD.

396 Data that are selected for readout are written to FIFOs, where they are stored before
397 transmission to the ROD. This storage is necessary for two purposes: first, data are sent to the
398 ROD in formatted packets, requiring some data to be stored as the packet is built; secondly,
399 the peak rate at which readout data are captured by the jFEX exceeds that at which they can
400 be transferred to the ROD.

401 All of the readout logic described above is implemented in the Processor FPGAs.
402 Downstream of the FIFOs, the readout logic is implemented in the Merger FPGA. The data
403 from the Processor FPGAs to the Merger FPGA are transferred via multi-Gb/s transmitter-
404 receiver (MGT) links.

405 In the Merger FPGA, the data are built into packets and transmitted, via the shelf backplane,
406 to a ROD (in Run 3) or two RODs (in Run 4, each ROD receiving a copy of the same data).
407 Six links, each running at up to 10 Gb/s, carry the data to a ROD.

408 The transfer of data from the FIFOs, via the Merger FPGA, to the ROD(s), is initiated
409 whenever the FIFOs are not empty. There is no backpressure asserted from the ROD(s) to
410 pause transmission.

411 Table 1 shows an estimate of the maximum readout bandwidth required of the jFEX. This
412 maximum case occurs in Run 4, where readout is initiated by the L0A signal at a rate of
413 1 MHz. However, only the TOB data need to be read out at this rate. In normal operation, the
414 input data are only read out at a pre-scaled rate for monitoring purposes. They are also read
415 out if an error is detected, but if that error is persistent, those data are also pre-scaled. Thus,
416 for the input data, a maximum readout rate of 50 KHz is acceptable. The number of bunch
417 crossings from which data is read out after an L1A (L0A) can be set via control parameters.
418 For normal operation a window size of three bunch crossings is assumed in this calculation.

419 Readout of the XTOB data is optional. The calculation shown in Table 1 assumes a pre-
420 scaled rate of 500 KHz. The number of XTOBs in this calculation is based on the number of
421 TOBs that can be sent in the real time data path from a single Processor FPGA. The
422 maximum number of generated XTOBs depends on the exact implementation of the
423 algorithms and is thus not yet known. Based on the available bandwidth, the maximum rate
424 for readout of XTOBs can be calculated, once details for the algorithms are known.

425

Data	No. Chan.	Bits / Chan. / BC (post 8b/10b)	BC / Event	Trigger Rate / KHz	Bandwidth / Gb/s
Input data	416	320	3	50	19.97
XTOBs	96	80	3	500	11.52
TOBs	4	320	3	1000	3.84
Total					35.33

426 **Table 1.** An estimate of the maximum readout bandwidth required for a jFEX module.
427 For XTOBs, a channel equals an XTOB; for the other types of data, a channel equals a
428 fibre.

429 **4.3 Latency**

430 A breakdown of the estimated latency of the real-time path of the jFEX is given in the
431 ATLAS TDAQ System Phase-1 Upgrade Technical Design Report [1.1] .

432 **4.4 Error Handling**

433 The data received by the jFEX from the Calorimeters are accompanied by a CRC code. This
434 is checked in the Processor FPGAs, immediately after the data are converted from serial,
435 multi-Gb/s streams into parallel data. If an error is detected, the following actions are
436 performed:

- 437 • All data to which a detected error pertains are suppressed (i.e. set to zero) on the real-time
438 path. They are passed to the readout path as received.
- 439 • The Error Check Result for the current clock cycle is formed from the ‘OR’ of all error
440 checks for the current bunch crossing.
- 441 • The Input Error Count is incremented for any clock cycle where there is at least one error
442 in any input channel.
- 443 • A bit is set in the Input Error Latch for any channel that has seen an error. These bits
444 remains set until cleared by an IPBus command.
- 445 • The global Input Error bit is formed from the ‘OR’ of all bits in the Input Error Latch.

446 The Error Check Result, Input Error Count, Input Error Latch and Input Error bit can all be
447 read via IPBus. A single IPBus command is provided to clear all of these registers. The Error
448 Check Result and Input Error Count are included in the readout data for the current bunch
449 crossing. The jFEX does not generate any other external error signal, so data monitoring or
450 regular hardware scanning must detect an error condition.

451 **4.5 Interface to TTC**

452 TTC signals are received in the jFEX shelf in the Hub-ROD module. There, the clock is
453 recovered and commands are decoded, before being re-encoded using a local protocol (to be

454 defined). This use of a local protocol allows the TTC interface of the shelf to be upgraded
455 without any modification of the jFEX modules.

456 The jFEX module receives the clock and TTC commands from the Hub-ROD via the ATCA
457 backplane. It receives the clock on one signal pair and the commands on a second (see
458 section 6.10 for details).

459 **4.6 Slow Control**

460 An IPBus interface is provided for high-level, functional control of the jFEX. This allows, for
461 example, algorithmic parameters to be set, modes of operation to be controlled and spy
462 memories to be read.

463 IPBus is a protocol that runs over Ethernet to provide register-level access to hardware. Here,
464 it is run over a 1000BASE-T Ethernet port, which occupies one channel of the ATCA Base
465 Interface. On the jFEX there is a local IPBus interface in every FPGA, plus the IPMC. These
466 interfaces contain those registers that pertain to that device. The Merger FPGA implements
467 the interface between the jFEX and the shelf backplane, routing IPBus packets to and from
468 the other devices as required. The Merger FPGA also contains those registers which control
469 or describe the state of the module as a whole. For those devices such as MiniPODs, which
470 have an I²C control interface, an IPBus-I2C bridge is provided.

471 **4.7 Environment Monitoring**

472 The jFEX monitors the voltage and current of every power rail on the board. It also monitors
473 the temperatures of all the FPGAs, of the MiniPOD receivers and transmitters, and of other
474 areas of dense logic. Where possible, this is done using sensors embedded in the relevant
475 devices themselves. Where this is not possible, discrete sensors are used.

476 The voltage and temperature data are collected by the jFEX IPMC, via an I²C bus. From
477 there, they are transmitted via IPBus to the ATLAS DCS system. The jFEX hardware also
478 allows these data to be transmitted to the DCS via IPMB and the ATCA Shelf Controller, but
479 it is not foreseen that ATLAS will support this route.

480 If any board temperature exceeds a programmable threshold set for that device, IPMC powers
481 down the board payload (that is, everything not on the management power supply). The
482 thresholds at which this function is activated should be set above the levels at which the DCS
483 will power down the module. Thus, this mechanism should activate only if the DCS fails.
484 This might happen, for example, if there is a sudden, rapid rise in temperature to which the
485 DCS cannot respond in time.

486 **4.8 Commissioning and Diagnostic Facilities**

487 To aid in module and system commissioning, and help diagnose errors, the jFEX can be
488 placed in Playback Mode (via an IPBus command). In this mode, real-time input data to the
489 jFEX are ignored and, instead, data are supplied from internal scrolling memories. These data
490 are fed into the real-time path at the input to the feature-extracting logic, where they replace
491 the input data from the calorimeters.

492 Optionally, the real-time output of the jFEX can also be supplied by a scrolling memory. It
493 should be noted that, in this mode, the jFEX will process data from one set of memories, but
494 the real-time output will be supplied by a second set of memories. Depending on the content
495 of these memories, this may result in a discrepancy between the real-time and readout data
496 transmitted from the jFEX.

497 In Playback Mode the use of the input scrolling memories is mandatory, the use of the output
498 scrolling memories is optional, and it is not possible to enable Playback Mode for some
499 channels but not others. Playback Mode is selected, and the scrolling memories loaded, via
500 the slow control interface. The scrolling memories are 256 words in depth.

501 In addition to the above facility, numerous flags describing the status of the jFEX can be read
502 via the slow control interface (see section 8). Access points are also provided for signal
503 monitoring, boundary scanning and the use of proprietary FPGA tools such as ChipScope and
504 IBERT.

505 **4.9 ATCA form factor**

506 The jFEX is an ATCA module, conforming to the PICMG® 3.0 Revision 3.0 specifications.

507 **5 Data formats**

508 The formats of the data received and generated by the jFEX have yet to be finalised. Those
509 defined here are working assumptions only.

510 **5.1 Input data**

511 The jFEX modules receive data from the calorimeters on optical fibres. For the region $|\eta| <$
512 2.5 each fibre carries the data for 16 adjacent trigger towers, i.e. an area of 0.4×0.4 ($\eta \times \phi$).
513 The data from the calorimeters within $2.4 < |\eta| < 3.2$ can be sent using one fibre per 0.4 in ϕ ,
514 due to the coarser granularity of only 12 trigger towers. This also leaves spare capacity to
515 include the additional information from the Tile-HEC overlap, which cannot be included in
516 the fibres of the central region. The Processor FPGAs covering $0.4 < |\eta| < 1.2$ do not receive
517 these fibres. The corresponding modules receive data from the overlap region on separate
518 fibres. The complete data from the FCAL, covering all three layers, is carried on three fibres
519 per 0.8 in ϕ . These mappings are independent of the line rate of the optical fibres. The data
520 format and content, however, are dependent upon the line rate. For the baseline line rate of
521 12.8 Gb/s, the data are encoded as specified below. For lower line rates, no format is
522 specified here. Further study is required to establish the optimal bandwidth.

523 Data from the calorimeters are transmitted to the jFEX as continuous, serial streams. To
524 convert these streams into parallel data, the jFEX logic must be aligned with the word
525 boundaries in the serial data. The scheme for achieving this is yet to be defined, but there are
526 a number of possible mechanisms. For example, boundary markers can be transmitted during
527 gaps in the LHC bunch structure. These markers are substituted for zero data and are
528 interpreted as such by the jFEX trigger-processing logic. Periodic insertion of such markers
529 allows links to recover from temporary losses of synchronisation automatically.

530 **5.1.1 Calorimeter Data Format**

- 531 • Up to 13-bit data are provided for each of the 16 trigger tower.
- 532 • Up to 13-bit data are provided for each of the two 0.2×0.2 ($\eta \times \phi$) cells.
- 533 • A 10-bit cyclic redundancy check is used to monitor transmission errors.
- 534 • 8b/10b encoding is used to maintain the DC balance of the link and ensure there are
535 sufficient transitions in the data to allow the clock recovery.
- 536 • Word-alignment markers (8b/10b control words) are inserted periodically, as substitutes
537 for zero data.

538 Using 8b/10b encoding, the available payload of a 12.8 Gb/s link is 256 bits per bunch
539 crossing (BC). The above scheme uses up to 244 bits (data from 18 cells, plus a 10-bit CRC).
540 The remaining 12 bits/BC are spare. The order of the data in the payload is not yet defined.

541 **5.2 Real-Time Output Data**

542 The Real-time output of the jFEX comprises TOBs, each of which contains information about
543 a jet or τ candidate, such as its location and the deposited energy. Figure 6, Figure 7 and
544 Figure 8 show the draft format of the jet TOB, fat jet TOB and τ TOB respectively. Besides
545 these candidates the global values, E_T and E_T^{miss} , are transferred to L1TOPO. They are sent
546 separately as E_T , E_T^X and E_T^Y as 13-bit energy values.

547 Due to multiple jet finding algorithms, the jet TOBs include two energies. The results from
548 two algorithms, which are based on the same seeding procedure, can be compressed into one
549 TOB. The sizes of the remaining TOBs are adjusted to match the jet TOBs.


550 The TOBs are transmitted to L1Topo on optical fibres. The line rate and protocol used for
551 this transmission is the same as that used to transmit data from the calorimeters to the jFEX.
552 The baseline specification is thus as follows.

- 553 • The data are transferred across the optical link at a line rate 12.8 Gb/s.
- 554 • 8b/10b encoding is used to maintain the DC balance of the link and ensure there are
555 sufficient transitions in the data to allow the clock recovery.
- 556 • Word-alignment markers (8b/10b control words) are inserted periodically, as substitutes
557 for zero data.

558 For TOBs of 40 bits, four links at the given specifications allow a maximum of 24 TOBs and
559 the global values to be transmitted to L1Topo per bunch crossing.

560 Should the specification of the jFEX inputs change, the specification of the real-time outputs
561 will be updated to match. (Using a common line rate and encoding scheme enables the output
562 data to be looped back to the inputs for diagnostic purposes.)

Hadronic Jet TOB




TOB contents	No. Bits	Comments
η	5	Local η coordinate, within core area of jFEX
Φ	6	Global Φ coordinate
Energy WS1	13	Energy computed for window size 1
Energy WS2	13	Energy computed for window size 2
Trigger Object Type (TOT)	3	Trigger object : Had. Jet, Fat Jet, tau
TOTAL	40	

563

564 **Figure 6. Draft jet TOB Format.**

565

Fat Jet TOB




TOB contents	No. Bits	Comments
η	5	Local η coordinate, within core area of jFEX
Φ	6	Global Φ coordinate
Energy	15	Energy
[spares]	11	Spare bits TBD final use
Trigger Object Type (TOT)	3	Trigger object : Had. Jet, Fat Jet, tau
TOTAL	40	

566

567 **Figure 7. Draft fat jet TOB Format.**

Tau TOB



TOB contents	No. Bits	Comments
η	5	Local η coordinate, within core area of jFEX
Φ	6	Global Φ coordinate
Energy	13	Energy
[spares]	13	Spare bits TBD final use
Trigger Object Type (TOT)	3	Trigger object : Had. Jet, Fat Jet, tau
TOTAL	40	

568

569 **Figure 8. Draft τ TOB format.**


570 **5.3 Readout data**

571 On receipt of an L1A, the jFEX transmits to the ROD a packet of data of the format shown in
572 Figure 9. This packet contains up to three types of data: TOBs, XTOBs and input data (see
573 below). The TOBs are exact copies of those output from the jFEX on the real-time path. The
574 input data are copies of the calorimeter data as received in the Processor FPGAs. The XTOBs
575 are words that contain more information about trigger candidates than can be transmitted on
576 the real-time data path. If the readout of XTOBs is enabled, any TOB in the readout data will
577 have a corresponding XTOB. The readout data may also contain XTOBs for which there is
578 no corresponding TOB. Such XTOBs describe trigger candidates for which TOBs have not
579 been transmitted to L1Topo because of the input bandwidth limit of that module. The exact
580 format of the XTOBs is yet to be determined. Preliminary assumptions introduce a width of
581 up to 64 bits.

582 The data in the readout packet are from a programmable window of bunch crossings. The size
583 of this window is the same for all types of data and is limited by the available memory in the
584 Processor FPGAs. The size can be set via control parameters.

585 Within the packet, the data are organised first according to type, and then according to bunch
586 crossing. Headers mark the boundaries between data types and bunch crossings. Not every
587 type of data is necessarily present in a packet. If a data type is absent, then the headers for
588 that data are also absent. In the extreme, the packet may contain no data, in which case just
589 the packet header and footer are transmitted.

590 The jFEX readout packets are transmitted to the ROD via six links at up to 10 Gb/s per link,
591 using a link-layer protocol that is to be defined.



592

593

Figure 9. A provisional format for a readout data packet.

594

6 Implementation

595

The description of the implementation is based on jFEX modules in the central region. Details of the

596

implementation differ on modules covering the outer regions, due to changes in the input data

597

granularity and the η coverage.

598

6.1 Input Data Reception and Fan Out

599

The jFEX receives data from the calorimeters via optical fibres. Each fibre carries data from

600

an area of 0.4×0.4 (η , ϕ). In order to cover an area as described in section 5.1, a single jFEX

601

module must receive data on up to 192 fibres. Two modules require up to 16 additional links,

602

carrying the data from the Tile-HEC overlap, making a total of 208.

603

The input fibres to the jFEX are organised into 18 ribbons of 12 fibres each. They are routed

604

to the jFEX via the rear of the ATCA shelf, where a rear transition module provides

605

mechanical support. Optical connections between the fibres and the jFEX are made by up to

606

four 72-way Multi-fibre Push-On/Pull-Off (MPO) connectors, mounted in Zone 3 of the

607

ATCA backplane. These connectors allow the jFEX to be inserted into, and extracted from,

608

the shelf without the need to handle individual ribbon connections.

609

On the jFEX side of the MPO connectors, 18 optical ribbons (each comprising 12 fibres)

610

carry the signals to 18 Avago MiniPOD receivers. These perform optical to electric

611

conversion. They are mounted on board, around the Processor FPGAs, to minimise the length

612 of the multi-Gb/s PCB tracks required to transmit their output. If the positioning on the PCB
613 does not allow using MiniPODs, the smaller MicroPODs are used instead.

614 All of the signals received from the calorimeters are transmitted to two Processor FPGAs.
615 The Processor FPGA, which has a core region that covers the region in ϕ from which the data
616 on a fibre is originated, receives the incoming signal. The data is retransmitted to one of the
617 neighbouring Processor FPGAs via “PMA loopback”. Once the signal has been received by
618 the FPGA and equalisation has been performed, but before the signal has been decoded, it is
619 sent from the high-speed receiver to the paired high-speed transmitter. There is a latency
620 penalty of >25 ns and some degradation of signal quality associated with this method. The
621 jFEX must therefore handle upwards of 416 multi-Gb/s signals.

622 **6.2 Processor FPGA**

623 There are four Processor FPGAs on the jFEX. The functionality they implement can be
624 grouped into real-time, readout and slow-control functions. All Processor FPGAs on a jFEX
625 module have the same functionality. The differences between the Processor FPGAs on
626 different modules are caused by the varying core areas covered by a certain module and are
627 implemented via different firmwares.

628 Every Processor FPGA performs the following real-time functions.

- 629 • It receives, from MiniPOD optical receivers, up to 104 inputs of serial data at
630 12.8 Gb/s and additional data from neighbouring FPGAs on 1Gb/s differential links.
631 These carry data from the calorimeters, from an environment of 2.8×3.6 (3.9×3.6 in
632 forward region).
- 633 • It applies the feature-identification algorithms described in section 4.1.2 to the
634 calorimeter data, to identify and characterise jet and τ objects and calculate global values.
- 635 • For each jet and τ object found, it produces a TOB, as described in section 5.2.
- 636 • It prioritises the TOBs, and if the number it has found exceeds the number that can be
637 transmitted to the Merger FPGA in one BC, the excess TOBs are suppressed.
- 638 • It transmits its TOB results to the Merger FPGA via 48 differential signal pairs at a
639 bandwidth of 1Gb/s per pair.

640 Each Processor FPGA can process a core area of calorimeter data of 0.8×1.6 (2.9×1.6 in
641 the forward regions). The differences between the modules depending on their covered η
642 range are implemented via firmware. The hardware is the same for all modules.

643 On the readout path (described in section 4.2), each Processor FPGA performs the following
644 functions.

- 645 • The Processor FPGA records the input data and the TOBs generated on the real-time path
646 in scrolling memories, for a programmable duration of up to 3 μ s.
- 647 • On receipt of an L1A, it writes data from the scrolling memories to the FIFOs, for a
648 programmable time frame. This is only done for those data enabled for readout by the
649 control parameters.

650 • The Processor FPGA transmits data from the readout FIFOs to the Merger FPGA, via a
651 12.8GB/s MGT link.

652 For slow control and monitoring, each Processor FPGA contains a local IPBus interface,
653 which provides access to registers and RAM space within the FPGAs.

654 The Processor FPGA is a Xilinx XCVU190. The dominant factor in the choice of device is
655 the available number of multi-Gb/s receivers, low latency parallel links and logic resources.

656 Of the 120 high speed links available in the XCVU190, depending on the covered η range, 80
657 to 104 are used. The spare resources can be used for slow control functions, to further reduce
658 the required number of parallel links.

659 Regarding general-purpose I/O, of the 520 pins available, a maximum of 96 are required to
660 transport real-time output data, 84 are required to transmit/receive pile-up sums, 56 are
661 required to transmit/receive additional data from the extended environment, 50 are planned
662 for slow control functions. The remaining 258 pins are left for spare resources. In case of a
663 latency penalty at high bit rates, these spare resources can be used to decrease the
664 transmission speed on latency critical connections. Up to 96 additional pins are required if
665 different data are to be sent to the two FPGAs on an L1Topo module.

666 **6.3 Merger FPGA**

667 The fifth FPGA has multiple tasks, which can be divided into the following categories

- 668 • Result merging: It merges the results from the from Processor FPGAs and sends the real-
669 time output to L1Topo
- 670 • Readout: It implements the final stages of the jFEX readout path and it implements the
671 interface between the jFEX and the local TTC network on the shelf backplane.
- 672 • Control: It provides the interface between the jFEX and the IPBus network on the
673 backplane.

674 The exact device used for the Merger FPGA has still to be evaluated, but preliminary
675 investigations suggest a (compared to the Processor FPGAs) smaller Xilinx UltraScale FPGA
676 is suitable.

677 **6.3.1 Result merging**

678 The Merger FPGA implements the final stages of the jFEX real-time output path.

- 679 • It receives TOBs and global parameters from the Processor FPGAs, via a total of 384
680 differential signal pairs, at a bandwidth of 1Gb/s per pair.
- 681 • It prioritises the TOBs from the Processor FPGAs. If the number of TOBs found by the
682 jFEX exceeds the number that can be transmitted to L1Topo in one BC, it suppresses the
683 excess TOBs. The algorithms to be used here are to be defined.
- 684 • It calculates module based results from the Processor FPGA based values of parameters
685 E_T and E_T^{miss} .
- 686 • It duplicates the final set of TOBs internally.

- 687 • It transmits all copies of the set of TOBs to MiniPOD electrical–optical transmitters. Each
688 set of TOBs is transmitted over its own high-speed link at 12.8 Gb/s per link.

689 **6.3.2 Readout**

690 With regard to the readout path (which is described in section 4.2), the functions of the
691 Merger FPGA are as follows.

- 692 • It monitors status flags from the readout FIFOs in the Processor FPGAs.
- 693 • If the FIFOs contain the data for at least one complete event, the Merger FPGA initiates
694 the building of a readout packet.
- 695 • It reads from the FIFOs all data required for that event, as indicated by the control
696 parameters (Input Readout Mode, Input Readout Veto, etc.).
- 697 • It builds the readout event packet.
- 698 • It transmits packets of readout data to the ROD, via the shelf backplane, from six
699 multi-Gb/s transceivers.

700 On the prototype jFEX, data are received by the Merger FPGA from the Processor FPGAs
701 via a total of four 12.8-Gb/s links (one from each Processor FPGA). The maximum, total
702 input bandwidth is thus 51.2 Gb/s. Data are output from the Merger FPGA on six multi-Gb/s
703 transceivers, at a maximum line rate of up to 10 Gb/s per transceiver. The maximum data rate
704 out of the Merger FPGA on the readout path, aggregated over the six transmitters and
705 ignoring framing information, is 60 Gb/s. Assuming 8B/10B encoding, this gives a payload
706 of 48 Gb/s.

707 With regard to the TTC interface, TTC commands and information are transmitted within the
708 jFEX shelf using a local protocol. This isolates the jFEX module from any changes in the
709 ATLAS TTC system between Run 3 and Run 4. The local TTC protocol is yet to be defined,
710 but it is estimated to require much less bandwidth than the 1 Gb/s allocated. The functionality
711 of the Merger FPGA with respect to the TTC interface is as follows.

- 712 • Control commands, such as Event Counter Reset, Bunch Counter Reset and L1A, are
713 received from the shelf backplane via a single link of 1 Gb/s.
- 714 • These commands are decoded and passed to the relevant hardware on the jFEX via
715 individual control lines.
- 716 • Any information requested from the jFEX hardware is received by the Merger FPGA on
717 individual status lines. There it is built into a packet and transmitted over the shelf TTC
718 network.

719 In addition to the above, the Merger FPGA contains a local IPBus interface, which provides
720 control and monitoring access to registers and RAM space within the FPGA.

721 **6.3.3 Control**

722 The Merger FPGA provides the interface between the jFEX and the IPBus network on the
723 backplane. It contains those control and status registers that concern the operation of the
724 jFEX as whole (i.e., all registers not specific to one particular FPGA), plus a switch to direct

725 IPBus traffic to and from those registers and IPBus-accessible RAM blocks that are
726 implemented in the other FPGAs.

727 In addition to high-level control, IPBus provides a pathway for transmitting environment data
728 (on temperatures and voltages) from the jFEX to the ATLAS DCS system. This traffic is also
729 handled by the Merger FPGA, which routes packets between the DCS system and the IPM
730 Controller on the jFEX.

731 **6.4 Clocking**

732 There are two types of clock sources on jFEX: on-board crystal clocks and the LHC TTC
733 clock, received from the ATCA backplane. These clock sources are fed via the clocking
734 circuitry to five FPGAs. The 40.08MHz TTC clock has too much jitter to drive multi-Gb/s
735 links directly. A PLL chip is therefore used to clean up the jitter on this clock. From the input
736 of 40.08 MHz the PLL chip can generate clocks of frequency $n \times 40.08$ MHz within a certain
737 range. This flexibility allows the multi-Gb/s links on the jFEX to be driven at a large range of
738 different rates. The TI CDCE62005 has been tested and verified on the High-Speed
739 Demonstrator [1.8] and thus is considered an option for the jFEX. Another option is the
740 Si5326 which is currently used on the L1Topo.

741 To facilitate standalone tests of the high-speed serial links on the jFEX, an on-board crystal
742 clock of 40.08MHz is also provided.

743 The reference clocks for the MGTs on both the Processor FPGAs and the Merger FPGA are
744 driven by PLL chips. The readout links will probably run at a slower speed than the real-time
745 links, as they are copper links over an ATCA backplane. Therefore, the readout links and
746 real-time links are driven with separate PLL chips.

747 A 125MHz crystal clock is provided for the Merger FPGA for its Gigabit Ethernet interface
748 to the shelf IPBus network. On the jFEX, the protocol between the IPBus master (in the
749 Merger FPGA) and the IPBus slaves (in the other FPGAs) runs using this clock. Hence, the
750 jFEX module control function over IPBus is independent from the TTC clock domain.

751 The 40.08MHz clock and its multiples (e.g. 160.32MHz or 320.64MHz) from a PLL chip are
752 also connected to the global clock inputs of all the Processor FPGAs and the Merger FPGA.

753 **6.5 High-Speed signals on the PCB**

754 The jFEX is a very high-speed and very high-density ATCA module, which has about 450
755 optical fibre links running at a speed of 12.8Gb/s, and many copper links running up to
756 12.8Gbps over the backplane. In addition, the tight ATLAS L1Calo latency margin requires
757 hundreds of parallel links running at up to 1Gb/s between FPGAs for results merging and
758 data sharing on the jFEX.

759 Signal integrity is a big challenge for the jFEX design. The designing will be accompanied by
760 detailed PCB simulations.

761 **6.6 FPGA configuration**

762 The jFEX houses five big FPGAs: four Processor FPGAs and the Merger FPGA. The
763 configuration of these FPGAs is done using a small device (microcontroller or another
764 FPGA). This device contains an integral flash memory from which it loads its configuration
765 data on power up. (These data are downloaded to this memory during commissioning of the
766 jFEX, via the JTAG Boundary Scan port.) In case an additional FPGA is used as the
767 Configurator, the firmware loaded into the Configurator is *Xilinx System ACE SD Controller*
768 IP. Once configured it becomes a System ACE controller, responsible for the configuration
769 process of the other FPGAs on the jFEX. It initiates this process as soon as it, itself, is
770 configured.

771 The configuration data for the five FPGAs are stored on the jFEX in a micro SD flash card.
772 They are stored as collections of firmware, where one collection comprises one firmware load
773 for each FPGA on the jFEX, excluding the Configurator. Up to eight firmware collections
774 can be stored on the jFEX and handled by the Configurator. The collections are enumerated
775 and by default collection zero is loaded into the FPGAs. This choice can be over-written by
776 IPBus. Currently, only two firmware collections are foreseen for the jFEX: the normal,
777 running-mode firmware and a diagnostic collection. Extra capacity for a further six
778 collections is spare. The configuration data stored in the micro flash SD card can be updated
779 via IPBus.

780 Re-configuration of the FPGAs can be initiated via IPBus and via the low-level management
781 IPMI bus. The Configurator must be re-configured separately from the other FPGAs, which
782 must be re-configured as a group. As the IPBus interface is implemented in the Merger
783 FPGA, and the firmware of the Merger FPGA can be updated over IPBus, it is possible, by
784 uploading bad firmware, to place the jFEX in a non-working state from which it cannot be
785 recovered via IPBus. For this reason a firmware collection that is known to work should
786 always be kept in the micro flash SD. This ensures it is always possible to restore the jFEX to
787 a working state via the IPMI bus.

788 **6.7 The IPM Controller**

789 For the purposes of monitoring and controlling the power, cooling and interconnections of a
790 module, the ATCA specification defines a low-level hardware management service based on
791 the Intelligent Platform Management Interface standard (IPMI). The Intelligent Platform
792 Management (IPM) Controller is that portion of a module (in this case, the jFEX) that
793 provides the local interface to the shelf manager via the IPMI bus. It is responsible for the
794 following functions:

- 795 • interfacing to the shelf manager via dual, redundant Intelligent Platform Management
796 Buses (IPMBs), it receives messages on all enabled IPMBs;
- 797 • negotiating the jFEX power budget with the shelf manager and powering the Payload
798 hardware only once this is completed (see section 6.8);
- 799 • managing the operational state of the jFEX, handling activations and deactivations, hot-
800 swap events and failure modes;
- 801 • implementing electronic keying, enabling only those backplane interconnects that are
802 compatible with other modules in shelf, as directed by the shelf manager;

- 803 • providing to the Shelf Manager hardware information, such as the module serial number
804 and the capabilities of each port on backplane;
- 805 • collecting, via an I²C bus, data on voltages and temperatures from sensors on the jFEX,
806 and sending these data, via IPBus, to the Merger FPGA;
- 807 • driving the ATCA-defined LEDs.

808 The jFEX uses the IPMC mezzanine produced by LAPP as the IPM Controller [1.9] . The
809 form factor of this mezzanine is DDR3 VLP Mini-DIMM.

810 **6.8 Power Management**

811 With regard to power, the hardware on the jFEX is split into two domains: Management hardware and
812 Payload hardware. The Management hardware comprises the IPM Controller plus the DC-DC
813 converters and the non-volatile storage that this requires. By default, on power up, only the
814 Management hardware of the jFEX is powered (drawing no more than 10 W), until the IPM
815 Controller has negotiated power-up rights for the Payload hardware with the shelf manager. This is in
816 accordance with the ATCA specification. However, via a hardware switch it is also possible to place
817 the jFEX in a mode where the Payload logic is powered without waiting for any negotiation with the
818 shelf controller. This feature, which is in violation of the ATCA specification, is provided for
819 diagnostic and commissioning purposes.

820 On power-up of the Payload hardware, the sequence and timing with which the multiple power rails
821 are turned on can be controlled by the IPM Controller. Alternatively, by setting hardware switches,
822 these rails can be brought up in a default sequence defined by resistor-capacitor networks on the
823 module.

824 Excluding the optional exception noted above, the jFEX conforms to the full ATCA PICMG®
825 specification (issue 3.0, revision 3.0), with regard to power and power management. This includes
826 implementing hot swap functionality, although this is not expected to be used in the trigger system.

827 Power is supplied to the jFEX on dual, redundant -48V DC feeds. Two Emerson ATC250 (or similar)
828 convertors accept these feeds and provide a power supply of 3.3 V to the Management hardware, and
829 a supply of 12V to the Payload hardware. This 12V supply is stepped down further, by multiple
830 switch-mode regulators, to supply the multiplicity of voltages required by the payload hardware.

831 For the power supplies to the FPGA multi-Gigabit transceivers, the PCB design guidelines and noise
832 requirements specified in the UltraScale Series FPGAs GTH Transceiver User Guide (UG576) and
833 GTY Transceiver User Guide (not yet available) will be observed.

834 **6.9 Front-panel Inputs and Outputs**

835 The following signals are, or can be, input to the jFEX via the front panel.

- 836 • Auxiliary clock. This input allows the jFEX to be driven by an external 40 MHz clock, in
837 the absence of a suitable clock on the backplane. The optimum physical form factor for
838 the signal is to be identified.

839

840 The following bi-directional control interfaces are available on the front panel. See section
841 6.12 for the use of these interfaces.

- 842 • JTAG Boundary Scan. The optimum physical form factor for this interface is to be
843 identified.
- 844 • 1G Ethernet socket.

845 **6.10 Rear-panel Inputs and Outputs**

846 **6.10.1 ATCA Zone 1**

847 This interface is configured according to the ATCA standard. The connections include

- 848 • dual, redundant -48V power supplies,
- 849 • hardware address,
- 850 • IPMB ports A and B (to the Hub module),
- 851 • shelf ground,
- 852 • logic ground.

853 Figure 10 shows the backplane connections between the jFEX and the Hub module, which
854 are located in Zones 1 and 2 of the ATCA backplane. See the ATCA specification for further
855 details.

856 **6.10.2 ATCA Zone 2**

857 *6.10.2.1 Base Interface*

858 The Base Interface comprises eight differential pairs. Four of these are connected to hub slot
859 one and are used for module control, the other four are connected to hub slot two and are
860 used to carry DCS traffic. Both of these functions are implemented using IPBus, running over
861 1G Ethernet links.


862 *6.10.2.2 Fabric Interface*

863 The Fabric Interface comprises 16 differential signal pairs, eight of which are connected to
864 hub slot one, and eight of which are connected to hub slot two. Those signal pairs connected
865 to hub slot one are used as follows:

- 866 • One signal pair is used to receive the TTC clock.
- 867 • One signal pair is used to receive decoded TTC commands, plus near real-time signals
868 such as ROD busy. The protocol is to be defined. The link speed does not exceed 10 Gb/s.
- 869 • Six signal pairs are used to transmit readout data. The link speed does not exceed 10 Gb/s.

870 Those signal pairs connected to hub slot two are reserved for the same functions as above.
871 Potentially, this allows redundant connections to be made to this hub slot. However, the

872 firmware necessary to drive and receive data to and from the Fabric Interface of hub slot two
 873 is undeveloped.



874
 875 **Figure 10. The ATCA backplane connections between the jFEX and the Hub module.**

876

877 **6.10.3 ATCA Zone 3**

878 ATCA zone houses four 72-way optical MPO connectors. Three of these house a total of up
 879 to 208 fibres, carrying data from the calorimeters to the jFEX (see section 6.1). At the rear of
 880 the MPO connectors, optical fibres carry data from the calorimeters to the jFEX via the
 881 L1Calo Optical Plant. These fibres are supported in the jFEX shelf by a (passive, mechanical)
 882 rear transition module (RTM). On the jFEX side of the connectors, fibre ribbons carry the
 883 calorimeter data to MiniPOD receivers, mounted in board. The optical connections are made
 884 on the insertion of the jFEX into the shelf, and broken on its extraction. The fourth MPO
 885 connector houses fibres, carrying TOB data from the Merger FPGA to the L1Topo modules.

886 **6.11 LEDs**

887 All LEDs defined in the ATCA specifications are located on the jFEX front panel. In
 888 addition, further status LEDs are provided on either the front panel or the top side. These
 889 indicate functions like power, Done signals, L1A receipt und further LEDs for diagnostic
 890 purposes for all FPGAs.

891 **6.12 Instrument Access Points**

892 **6.12.1 Set-Up and Control Points**

893 The following interfaces are provided for the set-up, control and monitoring of the jFEX.
894 They are intended for commissioning and diagnostic use only. During normal operation it
895 should not be necessary to access the jFEX via these interfaces.

- 896 • The JTAG Boundary Scan port: via this port a boundary scan test can be conducted, all
897 FPGAs on the jFEX can be configured, the configuration memory of the Configurator can
898 be loaded and the FPGA diagnostic/evaluation tool ChipScope can be run, including for
899 IBERT tests. This port is on the front panel.
- 900 • The 1G Ethernet port: this port provides an auxiliary control interface to the jFEX, over
901 which IPBus can be run, should there be a problem with, or in the absence of, an IPBus
902 connection over the shelf backplane. It is on the front panel and connected to the Merger
903 FPGA.
- 904 • The RS232 port: this port provides a control interface of last resort, available if all others
905 fail. It is mounted on the top side of the module and connects to the Merger FPGA.
906 Firmware to implement this interface will only be developed if needed.

907 **6.12.2 Signal Test Points**

908 Due to the sensitive nature of multi-Gb/s signals, no test points are provided on PCB tracks
909 intended to carry multi-Gb/s data. If such signals need to be examined, this must be done via
910 firmware. Test points are placed on a selection of those data and control tracks that are not
911 operating at multi-Gb/s.

912 For each FPGA, spare, general-purpose IO pins are routed to headers. Furthermore, spare
913 multi-Gb/s transmitters and receivers are routed to SMA sockets. With appropriate firmware
914 these connections allow internal signals, or copies of data received, to be fed to an
915 oscilloscope, for example, or driven from external hardware.

916 The exact number of test connections, and those signals on which a test point can be placed
917 most usefully, are to be determined during schematic entry.

918 **6.12.3 Ground Points**


919 At least six ground points are provided, in exposed areas on the top side of the module, to
920 allow oscilloscope probes to be grounded.

921 **6.13 Floor plan**

922 Figure 11 shows a preliminary floor plan of the jFEX module. This will be used as a guide
923 for the layout process; the exact location of components may change as the physical
924 constraints on the layout are better understood.

925 The routing of over 400 signals at multi-Gb/s presents a significant challenge for the design
 926 of the jFEX PCB. In order to minimise track lengths and routing complexity for these signals,
 927 the Avago MiniPOD receivers are placed around the Processor FPGAs. However, this creates
 928 an additional constraint on the layout: the need to accommodate routing paths for the fibre-
 929 optic ribbons carrying the data to these receivers. To connect the MPO connectors to the
 930 receivers the ribbons need to twist, curve and bypass large heat sinks on the FPGAs. It can be
 931 seen in Figure 11 that large components have been excluded from some areas of the floor
 932 plan, to allow space for the routing of the fibre-optic ribbons.

933 In addition to those components shown in Figure 11, glue logic is placed on the underside of
 934 the module.




935

936

Figure 11. A floor plan of the jFEX, showing a preliminary placement guide.

937 7 Front-Panel Layout



938

939

Figure 12. Preliminary front panel layout (not to scale).

940 Figure 12 shows a preliminary template for the front panel layout of the jFEX. Shown are the
941 JTAG port for boundary scanning and FPGA access, an auxiliary Ethernet control port, status
942 LEDs and the ATCA extraction/insertion handles. These components are not drawn to scale.

943 8 Programming model

944 8.1 Guidelines

945 The slow-control interface of the jFEX obeys the following rules.

- 946 • The system controller can read all registers; there are no ‘write only’ registers.
- 947 • Three types of register are defined: Status Registers, Control Registers and Pulse
948 Registers.
- 949 • All Status Registers are read-only registers. Their contents can be modified only by the
950 jFEX hardware.
- 951 • All Control Registers are read/write registers. Their contents can be modified only by
952 system controller. Reading a Control Register returns the last value written to that
953 register.
- 954 • All Pulse Registers are read/write registers. Writing to them generates a pulse for those
955 bits asserted. Reading them returns all bits as zero.
- 956 • Attempts to write to read-only registers, or undefined portions of registers, result in the
957 non-modifiable fields being left unchanged.
- 958 • If the computer reads a register (e.g. a counter) which the jFEX is modifying, a well-
959 defined value is returned.
- 960 • The power-up condition of all registers bits is zero, unless otherwise stated.

961 8.2 Register Map

962 The full register map will be developed during the design process and documented here. The
963 following is an incomplete list of the requirements that have been identified thus far.

- 964 • Programmable parameters:
 - 965 — Enable intermediate TOB readout
 - 966 — Input error registers
 - 967 — Input mask bits

- 968 — Input Readout Mode
- 969 — Input Readout Mask
- 970 — Input Readout dead time length
- 971 — Programmable input delay
- 972 — Readout frame length
- 973 — Readout Offset, Input data
- 974 — Readout Offset, Intermediate Data
- 975 — Readout Offset, Final TOBs
- 976 • Status words:
 - 977 — The Error Check Result,
 - 978 — Input Error Count,
 - 979 — Input Error Latch
 - 980 — Input Error Bit Mask
 - 981 — Readout parameters
- 982 • Memory access:
 - 983 — All dual-port RAM on readout path
 - 984 — All FIFOs on readout path (non-destructive, random access).
 - 985 — Playback and spy buffers, memory mapped
 - 986

987 **8.3 Register Descriptions**

988 This section is a place holder, to be completed during the design process.

989 **9 Glossary**

ATCA	Advanced Telecommunications Computing Architecture (industry standard).
BC	Bunch Crossing: the period of bunch crossings in the LHC and of the clock provided to ATLAS by the TTC, 24.95 ns.
BCMUX	Bunch-crossing multiplexing: used at the input to the CPM, JEM (from Phase 1) and eFEX, this is a method of time-multiplexing calorimeter data, doubling the number of trigger towers per serial link.
CMX	Common Merger Extended Module.
CP	Cluster Processor: the L1Calo subsystem comprising the CPMs.
CPM	Cluster Processor Module.
DAQ	Data Acquisition.
DCS	Detector Control System: the ATLAS system that monitors and controls physical parameters of the sub-systems of the experiment, such as gas pressure, flow-rate, high voltage settings, low-voltage power supplies, temperatures, leakage currents, etc.
ECAL	The electromagnetic calorimeters of ATLAS, considered as a single system.
eFEX	Electromagnetic Feature Extractor.

FEX	Feature Extractor, referring to either an eFEX or jFEX module or subsystem.
FIFO	A first-in, first-out memory buffer.
FPGA	Field-Programmable Gate Array.
HCAL	The hadronic calorimeters of ATLAS, considered as a single system.
IPBus	An IP-based protocol implementing register-level access over Ethernet for module control and monitoring.
IPMB	Intelligent Platform Management Bus: a standard protocol used in ATCA shelves to implement the lowest-level hardware management bus.
IPM Controller	Intelligent Platform Management Controller: in ATCA systems, that portion of a module (or other intelligent component of the system) that interfaces to the IPMB.
IPMI	Intelligent Platform Management Interface: a specification and mechanism for providing inventory management, monitoring, logging, and control for elements of a computer system. A component of, but not exclusive to, the ATCA standard.
JEM	Jet/Energy Module.
JEP	Jet/Energy Processor: the L1Calo subsystem comprising the JEMs.
jFEX	Jet Feature Extractor.
JTAG	A technique, defined by IEEE 1149.1, for transferring data to/from a device using a serial line that connects all relevant registers sequentially. JTAG stands for Joint Technology Assessment Group.
L0A	In Run 4, the Level-0 trigger accept signal.
L0Calo	In Run 4, the ATLAS Level-0 Calorimeter Trigger.
L1A	The Level-1 trigger accept signal.
L1Calo	The ATLAS Level-1 Calorimeter Trigger.
LHC	Large Hadron Collider.
MGT	As defined by Xilinx, this acronym stands for Multi-Gigabit Transceiver. However, it should be noted that it denotes a multi-gigabit transmitter–receiver pair.
MiniPOD	An embedded, 12-channel optical transmitter or receiver.
MicroPOD	An embedded, 12-channel optical transmitter or receiver, smaller compared to the MiniPOD.
MPO	Multi-fibre Push-On/Pull-Off: a connector for mating two optical fibres.
PMA	Physical Media Attachment: a sub-layer of the physical layer of a network protocol.
ROD	Readout Driver.
RoI	Region of Interest: a geographical region of the experiment, limited in η and ϕ , identified by the Level-1 trigger (during Run 3) as containing candidates for Level-2 trigger objects requiring further information. In Run 4, RoIs are

used in the same between the Level-0 and Level-1 triggers.

Shelf	A crate of ATCA modules.
SMA	Sub-Miniature version A: a small, coaxial RF connector.
Supercell	LAr calorimeter region formed by combining E_T from a number of cells adjacent in η and ϕ .
TOB	Trigger Object.
TTC	The LHC Timing, Trigger and Control system.
XTOB	Extended Trigger Object. A data packet passed to the readout path, contained more information than can be accommodated on the real-time path.

990 **10 Document History**

Version	Comments
0.0	Internal circulation
0.1	L1Calo circulation
0.2	PDR draft

991