




[illegible]






REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPR.

UNIVERSITY OF MAINZ		DRAWING TITLE		
BLOCK: PROCESSOR OPTO_IN		OPTO INPUT OPTO OUTPUT		
SIZE	REV.	DRAWING NO.		
SCALE			SHEET	OF











REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPR.

UNIVERSITY OF MAINZ	DRAWING TITLE		
	OPTO INPUT B		
BLOCK: PROCESSOR OPTO_IN	SIZE C	REV.	DRAWING NO.
	SCALE		SHEET OF





REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPR.


UNIVERSITY OF MAINZ		DRAWING TITLE		
BLOCK: PROCESSOR OPTO_IN		OPTO INPUT B		
SIZE	REV.	DRAWING NO.		
SCALE			SHEET	OF





UNIVERSITY OF MAINZ	DRAWING TITLE		
	OPTO INPUT B		
	SIZE C	REV.	DRAWING NO.
BLOCK: PROCESSOR OPTO_IN	SCALE		SHEET OF

























REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPR.

UNIVERSITY OF MAINZ		DRAWING TITLE		
		DAQ AND ROI VME		
BLOCK: PROCESSOR KINTEX7_OPTO		SIZE	REV.	DRAWING NO.
		C		
SCALE				SHEET OF







REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPR.

UNIVERSITY OF MAINZ		DRAWING TITLE		
BLOCK: PROCESSOR DATA_BUS		DATABUS		
SIZE	REV.	DRAWING NO.		
SCALE			SHEET	OF




REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPR.

UNIVERSITY OF MAINZ		DRAWING TITLE		
		DATA BUS		
BLOCK: PROCESSOR DATA_BUS		SIZE	REV.	DRAWING NO.
		C		
SCALE		SHEET		OF





REVISIONS			
ZONE	LTR	DESCRIPTION	DATE
			APPR.


PTH08T220W	3V3	1K21
PTH08T220W	2V5	2K37
PTH08T220W	1V0	20K5
PTH08T240W	1V0	20K5
PTH08T240W	1V2	12K1
SIL20C2	1V0	2K87
SIL20C2	1V8	976R
LD006C	1V0	2K87
LD006C	1V2	1K96
LD006C	3V3	436R
LD006C	5V0	270R
TPS74401	1V8	3K57/2K87



UNIVERSITY OF MAINZ		DRAWING TITLE	
BLOCK: POWERSUPPLY		12V POWERBUS	
SIZE	REV.	DRAWING NO.	
C	02.06.2014		
SCALE		SHEET OF	









REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPR.


U1 CORE POWER MONITOR




U1 MGT POWER MONITOR




U2 CORE POWER MONITOR




U2 MGT POWER MONITOR




U3 CORE POWER MONITOR



U3 MGT POWER MONITOR



2V5, 3V3 POWER MONITOR



UNIVERSITY OF MAINZ

DRAWING TITLE

I2C POWERSUPPLY
MONITORING

SIZE

C


REV.


26. 05. 2014


DRAWING NO.


SCALE

SHEET OF












Table 2. Output Voltage Set-Point Resistor Values (Standard Values)			
V _O Required (V)	R _{SET} (kΩ)	V _O Required (V)	R _{SET} (Ω)
0.70 ⁽¹⁾	681	2.50	2.37 k
0.75 ⁽¹⁾	113	2.60	2.15 k
0.80 ⁽¹⁾	61.9	2.70	2.00 k
0.85 ⁽¹⁾	41.2	2.80	1.82 k
0.90 ⁽¹⁾	31.8	2.90	1.69 k
0.95 ⁽¹⁾	24.9	3.00	1.54 k
1.00 ⁽¹⁾	20.5	3.10	1.43 k
1.05 ⁽¹⁾	17.8	3.20	1.33 k
1.10 ⁽¹⁾	15.4	3.30	1.21 k
1.15 ⁽¹⁾	13.3	3.40	1.10 k
1.20 ⁽¹⁾	12.1	3.50	1.02 k
1.25	10.7	3.60	931
1.30	9.88	3.70 ⁽²⁾	866
1.35	9.09	3.80 ⁽²⁾	787
1.40	8.25	3.90 ⁽²⁾	715
1.45	7.68	4.00 ⁽²⁾	649
1.50	6.98	4.10 ⁽²⁾	590
1.55	6.49	4.20 ⁽²⁾	536
1.60	6.04	4.30 ⁽²⁾	475
1.65	5.78	4.40 ⁽²⁾	432
1.70	5.36	4.50 ⁽²⁾	383
1.75	5.11	4.60 ⁽²⁾	332
1.80	4.75	4.70 ⁽²⁾	287
1.85	4.53	4.80 ⁽²⁾	249
1.90	4.22	4.90 ⁽²⁾	210
1.95	4.02	5.00 ⁽²⁾	169
2.00	3.83	5.10 ⁽²⁾	133
2.10	3.40	5.20 ⁽²⁾	100
2.20	3.09	5.30 ⁽²⁾	66.5
2.30	2.67	5.40 ⁽²⁾	34.8
2.40	2.61	5.50 ⁽²⁾	4.99

(1) For output voltages ≤ 1.2V, at nominal operating frequency, the output ripple may increase (typically 2x) when operating at input voltages greater than (V_O × 11). When using the SmartSync feature, review the SmartSync application section for further guidance.


(2) For V_O > 3.6 V, the minimum input voltage is (V_O + 2) V.

UNIVERSITY OF MAINZ


DRAWING TITLE


PTH08T240W_POWER SUPPLY


SIZE	REV.	DRAWING NO.
C		
SCALE		SHEET OF




REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPR.












REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPR.





TTC<5, 6, 19, 20>--> R=20K --> CPLD
TTC <21> ----> CPLD



UNIVERSITY OF MAINZ		30.05.2014 U. SCHAEFFER		
		DRAWING TITLE TTC		
SCALE	SIZE C	REV. 30.05.2014	DRAWING NO.	
	SHEET		OF	



REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPR.



Input Interface Applications




Figure 4a. CML Interface
100 Ohm Differential
(DC-Coupled, 1.8V, 2.5V)




Figure 4b. CML Interface
50 Ohm to Vcc
(DC-Coupled, 1.2V, 1.8V, 2.5V)




Figure 4c. CML Interface
(AC-Coupled)
*See note in Functional Description
for 1.2V CML driver with AC-Coupling




Figure 4d. LVPECL Interface
(AC-Coupled)




Figure 4e. LVPECL Interface
(DC-Coupled 2.5V and 3.3V)






Figure 4f. LVDS Interface

UNIVERSITY OF MAINZ		DRAWING TITLE		
BLOCK: CLOCK		MULTIPLEXER		
SIZE	REV.	DRAWING NO.		
SCALE			SHEET OF	

REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPR.



Input Interface Applications




Figure 4a. CML Interface
100 Ohm Differential
(DC-Coupled, 1.8V, 2.5V)




Figure 4b. CML Interface
50 Ohm to VDD
(DC-Coupled, 1.2V, 1.8V, 2.5V)




Figure 4c. CML Interface
(AC-Coupled)
*See note in Functional Description
for 1.2V CML driver with AC-Coupling




Figure 4d. LVPECL Interface
(AC-Coupled)




Figure 4e. LVPECL Interface
(DC-Coupled 2.5V and 3.3V)




Figure 4f. LVDS Interface

UNIVERSITY OF MAINZ

BLOCK: CLOCK

DRAWING TITLE

MULTIPLEXER


SIZE
C

REV.



DRAWING NO.

SCALE

SHEET OF



REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPR.



INPUT INTERFACE APPLICATIONS




Figure 3a. CML Interface (DC-Coupled)




Figure 3b. CML Interface (AC-Coupled)




Figure 3c. LVPECL Interface (DC-Coupled)




Figure 3d. LVPECL Interface (AC-Coupled)




Figure 3e. LVDS Interface

UNIVERSITY OF MAINZ

BLOCK: CLOCK

DRAWING TITLE

CLOCK CML FANOUT6 AC

SIZE

C



REV.

DRAWING NO.


SCALE

SHEET OF

REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPR.





INPUT INTERFACE APPLICATIONS



UNIVERSITY OF MAINZ		DRAWING TITLE		
BLOCK: CLOCK		CLOCK CML FANOUT6 AC		
SIZE	REV.	DRAWING NO.		
SCALE			SHEET OF	

REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPR.



INPUT INTERFACE APPLICATIONS




Figure 3a. CML Interface (DC-Coupled)




Figure 3b. CML Interface (AC-Coupled)




Figure 3c. LVPECL Interface (DC-Coupled)




Figure 3d. LVPECL Interface (AC-Coupled)






Figure 3e. LVDS Interface

UNIVERSITY OF MAINZ		DRAWING TITLE		
BLOCK: CLOCK		CLOCK CML FANOUT6 AC		
SIZE	REV.	DRAWING NO.		
SCALE			SHEET OF	

REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPR.



INPUT INTERFACE APPLICATIONS




Figure 3a. CML Interface (DC-Coupled)




Figure 3b. CML Interface (AC-Coupled)




Figure 3c. LVPECL Interface (DC-Coupled)




Figure 3d. LVPECL Interface (AC-Coupled)




Figure 3e. LVDS Interface

UNIVERSITY OF MAINZ

BLOCK: CLOCK

DRAWING TITLE

CLOCK CML FANOUT6 AC

SIZE


C

REV.



DRAWING NO.

SCALE

SHEET OF



REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPR.



INPUT INTERFACE APPLICATIONS




Figure 3a. CML Interface (DC-Coupled)




Figure 3b. CML Interface (AC-Coupled)




Figure 3c. LVPECL Interface (DC-Coupled)




Figure 3d. LVPECL Interface (AC-Coupled)






Figure 3e. LVDS Interface

UNIVERSITY OF MAINZ		DRAWING TITLE		
BLOCK: CLOCK		CLOCK CML FANOUT6 AC		
SIZE	REV.	DRAWING NO.		
SCALE			SHEET OF	

REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPR.



INPUT INTERFACE APPLICATIONS




Figure 3a. CML Interface (DC-Coupled)




Figure 3b. CML Interface (AC-Coupled)




Figure 3c. LVPECL Interface (DC-Coupled)




Figure 3d. LVPECL Interface (AC-Coupled)




Figure 3e. LVDS Interface

UNIVERSITY OF MAINZ

BLOCK: CLOCK

DRAWING TITLE

CLOCK CML FANOUT6 AC

SIZE

C



REV.

DRAWING NO.

SCALE

SHEET OF

REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPR.



INPUT INTERFACE APPLICATIONS




Figure 3a. CML Interface (DC-Coupled)




Figure 3b. CML Interface (AC-Coupled)




Figure 3c. LVPECL Interface (DC-Coupled)




Figure 3d. LVPECL Interface (AC-Coupled)






Figure 3e. LVDS Interface

UNIVERSITY OF MAINZ		DRAWING TITLE		
BLOCK: CLOCK		CLOCK CML FANOUT6 AC		
SIZE	REV.	DRAWING NO.		
SCALE			SHEET OF	

REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPR.



INPUT INTERFACE APPLICATIONS




Figure 3a. CML Interface (DC-Coupled)




Figure 3b. CML Interface (AC-Coupled)




Figure 3c. LVPECL Interface (DC-Coupled)




Figure 3d. LVPECL Interface (AC-Coupled)




Figure 3e. LVDS Interface

UNIVERSITY OF MAINZ

BLOCK: CLOCK

DRAWING TITLE

CLOCK CML FANOUT6 AC

SIZE

C



REV.

DRAWING NO.


SCALE

SHEET OF

REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPR.





INPUT INTERFACE APPLICATIONS



UNIVERSITY OF MAINZ		DRAWING TITLE		
BLOCK: CLOCK		CLOCK CML FANOUT6 AC		
SIZE	REV.	DRAWING NO.		
SCALE				SHEET OF

REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPR.



INPUT INTERFACE APPLICATIONS




Figure 3a. CML Interface (DC-Coupled)




Figure 3b. CML Interface (AC-Coupled)




Figure 3c. LVPECL Interface (DC-Coupled)




Figure 3d. LVPECL Interface (AC-Coupled)




Figure 3e. LVDS Interface

UNIVERSITY OF MAINZ

BLOCK: CLOCK

DRAWING TITLE

CLOCK CML FANOUT6 AC

SIZE

C



REV.

DRAWING NO.

SCALE

SHEET OF

REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPR.



INPUT INTERFACE APPLICATIONS




Figure 3a. CML Interface (DC-Coupled)




Figure 3b. CML Interface (AC-Coupled)




Figure 3c. LVPECL Interface (DC-Coupled)




Figure 3d. LVPECL Interface (AC-Coupled)






Figure 3e. LVDS Interface

UNIVERSITY OF MAINZ		DRAWING TITLE		
BLOCK: CLOCK		CLOCK CML FANOUT6 AC		
SIZE	REV.	DRAWING NO.		
SCALE			SHEET OF	

REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPR.



INPUT INTERFACE APPLICATIONS




Figure 3a. CML Interface (DC-Coupled)




Figure 3b. CML Interface (AC-Coupled)




Figure 3c. LVPECL Interface (DC-Coupled)




Figure 3d. LVPECL Interface (AC-Coupled)




Figure 3e. LVDS Interface

UNIVERSITY OF MAINZ

BLOCK: CLOCK

DRAWING TITLE

CLOCK CML FANOUT6 AC

SIZE

C



REV.

DRAWING NO.

SCALE

SHEET OF

REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPR.



INPUT INTERFACE APPLICATIONS




Figure 3a. CML Interface (DC-Coupled)




Figure 3b. CML Interface (AC-Coupled)




Figure 3c. LVPECL Interface (DC-Coupled)




Figure 3d. LVPECL Interface (AC-Coupled)




Figure 3e. LVDS Interface

UNIVERSITY OF MAINZ

BLOCK: CLOCK

DRAWING TITLE

CLOCK CML FANOUT6 AC

SIZE

C



REV.

DRAWING NO.

SCALE

SHEET OF

REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPR.



INPUT INTERFACE APPLICATIONS




Figure 3a. CML Interface (DC-Coupled)




Figure 3b. CML Interface (AC-Coupled)




Figure 3c. LVPECL Interface (DC-Coupled)




Figure 3d. LVPECL Interface (AC-Coupled)







Figure 3e. LVDS Interface


UNIVERSITY OF MAINZ		DRAWING TITLE		
BLOCK: CLOCK		CLOCK CML FANOUT6 AC		
SIZE	REV.	DRAWING NO.		
SCALE			SHEET OF	






UNIVERSITY OF MAINZ		DRAWING TITLE	
		CLOCK_LUPECL_AC	
		SIZE C	REV.
BLOCK: CLOCK		DRAWING NO.	
		SCALE	SHEET OF









REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPR.

UNIVERSITY OF MAINZ		DRAWING TITLE		
BLOCK: CONTROL		CONTROL		
VIRTEX7 CONTROL		SIZE	REV.	DRAWING NO.
		C	26.05.2014	
SCALE				SHEET OF
				1




REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPR.

UNIVERSITY OF MAINZ		DRAWING TITLE		
		U1+U2 CONTROLBUS --> CPLD U1+U2 RODBUS --> KINTEX7 U1+U2 --> ACE_MODULE		
BLOCK: CONTROL VIRTEX7 CONTROL		SIZE	REV.	DRAWING NO.
		C	26.05.2014	
SCALE		SHEET		OF



HIGH RANGE BANKS



REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPR.

UNIVERSITY OF MAINZ		DRAWING TITLE		
		SIZE C	REV.	DRAWING NO.
BLOCK: CONTROL KINTEX7 CONTROL		SCALE		SHEET OF

