1	
2	Technical Specification
3	
4	
5	ATLAS Level-1 Calorimeter Trigger Upgrade
6	
7	Topology Processor (L1Topo)
8	
9	Katharina Bierwagen, Uli Schäfer
10	
11	Draft
12	Version: 0.0
13	13 February 2017

14 Table of Contents

15	1	Relat	ted Documents	3
16	2	Conv	entions	4
17	3	Intro	duction	4
18	4	Func	tionality	5
19	4.1	1	Real-Time Data Path	5
20		4.1.1	Input Data	6
21		L1Tc	po will receive the topological output data of the sliding window processors from L1Calo	
22		and d	ata from the L1Muon system. The data format transmitted into L1Topo comprises of TOB	
23		data (Trigger Object data) for jets, clusters and muons. The data will consist of a description of	
24		the p	osition of an object (jet, e/m cluster, tau and muons) along with some qualifying	
25		infor	nation, like the energy sum within the object	6
26		4.1.2	Algorithms	6
27		4.1.3	Data Sharing	6
28		4.1.4	Output	6
29	4.2	2	Error Handling	6
30	4.3	3	Latency	7
31	4.4	4	Readout Data Path	7
32	4.5	5	TTC and Clock1	.0
33	4.6	5 3	Slow Control and Configuration1	.0
34	4.7	7	Commissioning and Diagnostic Facilities1	.0
35	4.8	8	Environmental Monitoring1	.1
36	4.9	9	ATCA form factor1	.1
37	5	Impl	ementation1	1
38	5.1	1	Modular Design	.1
39	5.2	2	Input Data Reception	.1
40	5.3	3	Processor FPGA 1	.2
41	5.4	4	Clocking1	.3
42	5.5	5	High-Speed signals on the PCB1	.4
43	5.6	6	FPGA configuration	.4
44	5.7	7 .	The IPM Controller	.5
45	5.8	B	Power Management1	.5
46	5.9	9	Front-panel Inputs and Outputs1	.6
47	5.1	10	Rear-panel Inputs and Outputs1	.6
48		5.10.	1 ATCA Zone 1	.6
49		5.10.	2 ATCA Zone 2	.7
50		5.10.	3 ATCA Zone 3	.8
51	5.1	11	LEDs1	.8
52	5.1	12	Instrument Access Points1	.9
53		5.12.	1 Set-Up and Control Points1	.9
54		5.12.	2 Signal Test Points1	.9
55		5.12.	3 Ground Points1	.9

56	5.13	Floor plan	
57	6 Fro	ont-Panel Layout	21
58	7 Glo	ossary	21
59	8 Do	cument History	23
60	9 Int	erfaces	
61	9.1	Internal Interfaces	
62	9.2	External Interfaces	
63	10 I	Data formats	
64	10.1	Input Data	
65	10.2	Real-Time Output Data	
66	10.3	Readout Data	
67			

68 1 Related Documents

[1.1] ATLAS TDAQ System Phase-I Upgrade Technical Design Report, CERN-LHCC-2013-018, <u>http://cds.cern.ch/record/1602235/files/ATLAS-TDR-023.pdf</u>

71 [1.2] L1Calo Phase-I Hub Specification

[1.3] L1Calo Phase-I ROD specification (<u>https://twiki.cern.ch/twiki/pub/Atlas/LevelOneCaloUpgradeModules/Hub-</u> <u>ROD_spec_v0_9.pdf</u>)

- 75 [1.4] L1Calo Phase-I eFEX Specification
- 76 (https://twiki.cern.ch/twiki/pub/Atlas/LevelOneCaloUpgradeModules/eFEX_spec_v0.2.
 77 pdf)
- 78 [1.5] L1Calo Phase-I jFEX Specification ()
- 79 [1.6] L1Calo Phase-I gFEX Specification ()
- 80 [1.7] L1Calo Phase-I Optical Plant Specification
- 81 [1.8] ATCA Short Form Specification, <u>http://www.picmg.org/pdf/picmg_3_0_shortform.pdf</u>
- 82 [1.9] PICMG 3.0 Revision 3.0 AdvancedTCA Base Specification, *access controlled*,
 83 <u>http://www.picmg.com/</u>
- 84 [1.10] L1Calo High-Speed Demonstrator report
- 85 (<u>https://twiki.cern.ch/twiki/pub/Atlas/LevelOneCaloUpgradeModules/HSD_report_v1.0</u>
 86 <u>2.pdf</u>)
- [1.11] Development of an ATCA IPMI controller mezzanine board to be used in the ATCA
 developments for the ATLAS Liquid Argon upgrade,
- 89 http://cds.cern.ch/record/1395495/files/ATL-LARG-PROC-2011-008.pdf

90 2 Conventions

- 91 The following conventions are used in this document.
- 92 A programmable parameter is defined as one that can be altered by slow control, for example,
- between runs, not on an event by event basis. Changing such a parameter does not require a
 re-configuration of any firmware.

Where multiple options are given for a link speed, for example, the readout links of the jFEX are specified as running up to 10 Gb/s, this indicates that the link speed has not yet been fully defined. Once it is defined, that link will use a single speed. All links on the L1Topo will run at a fixed speed in the final system.

- 99 In accordance with the ATCA convention, a crate of electronics here is referred to as a shelf.
- 100 Where the term L1Topo is used here, without qualification, it refers to the L1Topo module.
- 101 The L1Topo subsystem is always referred to explicitly by that term.

102 **3 Introduction**

- 103 This document describes the specifications for the upgrade of the Level-1 topology processor
- 104 module (L1Topo) of the ATLAS Level-1 Calorimeter Trigger Processor (L1Calo) [1.1] . A
- 105 L1Topo processor has initially been introduced into the ATLAS trigger for Phase-0 during
- 106 Run-2 to improve trigger performance by correlating trigger objects (electromagnetic
- 107 clusters, jets, muons) and global quantities.
- 108 The new L1Topo will be installed in L1Calo during the long shutdown LS2, as part of the
- 109 Phase-1 upgrade, and it will operate during Run 3. It is built to be forward compatible and
- 110 may remain in the system after the Phase-2 upgrade in LS3, being operated in Run-4 as
- 111 L1Topo or L0Topo, dependent on the eventual trigger architecture in Phase-2.
- 112 The ATLAS Phase-1 Level-1 Trigger system comprises eFEX, jFEX, and gFEX subsystems
- as calorimeter data sources for L1Topo. They are providing trigger object data, "TOBs", to
- 114 L1Topo via optical fibre bundles. Another source of trigger objects is the ATLAS muon
- 115 trigger subsystem.
- 116 L1Topo is a set of ATCA modules, operated in a single ATCA shelf, compliant with ATLAS
- and L1Calo standards. Real-time data are received via optical fibres exclusively. L1Topo
- runs a large number of concurrent and independent algorithms on the input data, to derive a
- number of trigger bits, typically one result bit and one overflow bit per algorithm. The result
- bits are forwarded to the Central Trigger Processor, which correlates these bits with further
- trigger and machine data to generate Level-1 Trigger and associated data words, to be
- transmitted back to the detector. Outputs to CTP are available via electrical and optical data
- 123 paths.
- 124 The non-real-time data paths of L1Topo are basically identical to the L1Calo modules built
- for Phase-1: data are sent into the readout and the 2^{nd} level Trigger via L1Calo RODs over
- 126 the backplane of the ATCA shelf. Control and global timing are accomplished via the
- 127 backplane as well. To that end L1Calo communicates with two hub/ROD modules located in
- 128 dedicated slots of the L1Topo shelf.

- 129 The Phase-1 Level-1 trigger system and the role of L1Topo within the Level1Calo system is
- 130 described elsewhere in detail. Material on current Phase-0 L1Topo construction and
- 131 performance is available as well.

132 **4 Functionality**

133 Figure 1 shows a block diagram of the L1Topo. The various aspects of L1Topo functionality

are described in detail below. Implementation details are given in section 5.



135

136

Figure 1. A block diagram of the L1Topo module.

137 4.1 Real-Time Data Path

ATCA Backplane zone 3 of L1Topo is used for real-time data transmission. The input data 138 enter L1Topo optically through the backplane. The fibres are fed via four blind-mate 139 backplane connectors that carry 48 fibres each. The optical signals are converted to electrical 140 signals in 12-fibre receivers. For reason of design density miniPOD receivers are used. The 141 electrical highspeed signals are routed into two FPGAs, where they are de-serialized in 142 MGT receivers; the parallel data are presented to the FPGA fabric. The two FPGAs operate 143 144 on their input data independently and in parallel. High bandwidth, low latency parallel data paths allow for real-time communication between the two processors. The signal results are 145 transmitted towards the CTP on both optical fibres and electrical cables. The electrical signals 146 147 are routed via an extension mezzanine module.

148 **4.1.1** Input Data

149 L1Topo will receive the topological output data of the sliding window processors from

150 L1Calo and data from the L1Muon system. The data format transmitted into L1Topo

151 comprises of TOB data (Trigger Object data) for jets, clusters and muons. The data will

152 consist of a description of the position of an object (jet, e/m cluster, tau and muons) along

153 with some qualifying information, like the energy sum within the object.

154 **4.1.2** Algorithms

Due to the large amount of logic resources in the chosen FPGAs, a significant number of algorithms is expected to be run on the real-time data in parallel. Most of the algorithms will

be identical or very similar to the once already introduced for Run-2. In addition, a few new

158 algorithms will be added.

159 **4.1.3** Data Sharing

160 Topology data are processed in two FPGAs. There is no data duplication implemented at

161 PCB level. The two processors can communicate via a parallel bus to get access to data that

162 cannot be received directly via the multi-gigabit links. Though according to the device data

sheets higher data rates should be possible, a maximum bit rate of 1Gb/s per differential pair
is anticipated for the inter-FPGA link. That will limit parallel connectivity to 238 Gb/s of

aggregate bandwidth. This would correspond to 24238 bits per BX (5712 bits) which allow

166 for sharing more than 250 generic trigger objects (TOBs).

167 This is more than the outputs of all of the sort trees combined.

168 **4.1.4 Output**

169 The real-time output data of the L1Topo to the CTP consist of individual bits indicating

170 whether a specific algorithm passed or not plus an overflow bit. The resulting trigger data are

171 expected to exhibit a rather small volume. They will be transmitted to CTP optically or

electrically. A single fibreoptical ribbon connection per processor FPGA, running through the

front panel of the module is provided for this purpose. A mezzanine board will be required to

174 interface L1Topo to the CTPCORE module electrically via 32 LVDS signals at low latency.

175 4.2 Error Handling

176 The data received by the L1Topo from the Calorimeters are accompanied by a CRC code.

177 This is checked in the Processor FPGAs, immediately after the data are converted from serial,

- multi-Gb/s streams into parallel data. If an error is detected, the following actions areperformed:
- All data to which a detected error pertains are suppressed (i.e. set to zero) on the real-time
 path. They are passed to the readout path as received.
- The Error Check Result for the current clock cycle is formed from the 'OR' of all error checks for the current bunch crossing.

- The Input Error Count is incremented for any clock cycle where there is at least one error
 in any input channel.
- A bit is set in the Input Error Latch for any channel that has seen an error. These bits remains set until cleared by an IPBus command.

The global Input Error bit is formed from the 'OR' of all bits in the Input Error Latch.
 The Error Check Result, Input Error Count, Input Error Latch and Input Error bit can all be read via

190 IPBus. A single IPBus command is provided to clear all of these registers. The Error Check Result

and Input Error Count are included in the readout data for the current bunch crossing. The L1Topo

does not generate any other external error signal, so data monitoring or regular hardware scanning

193 must detect an error condition.

194 **4.3 Latency**

A breakdown of the estimated latency of the real-time path of the L1Topo is given in the
 ATLAS TDAQ System Phase-1 Upgrade Technical Design Report [1.1].

197 4.4 Readout Data Path

198 On receipt of an L1A signal, the L1Topo provides data to a number of systems: in Run 3, it

199 provides RoI data to Level-2; in Run 4, it provides RoI data to L1Track and L1Calo (the

L1Topo being part of L0Calo in Run 4); in both Run 3 and Run 4, it provides data to the

201 DAQ system. Collectively, these data are referred to here as readout data.

The L1Topo outputs a single stream of readout data, which contains the superset of the data required by all of the downstream systems. In Run 3, these data are transmitted across the crate backplane to a ROD. In Run 4, there are two RODs per crate and the L1Topo transmits identical readout data to both RODs. It is the RODs that are responsible for formatting the data as required by the downstream systems, and handling the multiple interfaces.

For each event that is accepted by the Level-1 trigger, the L1Topo can send three types of data to the readout path: final TOBs, expanded TOBs (XTOBs) and input data. The final

TOBs are copies of those transmitted to L1Topo. In normal running mode these are the only

210 data read out. The XTOBs are words that contain more information about trigger candidates

than can be transmitted on the real-time data path. They are extracted from the real-time path

before the merging process and therefore, as merging may reduce the number of TOBs, the

number of XTOBs may be larger than the number of TOBs. To minimise the amount of

readout data generated, XTOBs are not normally read out. However, this functionality can be

215 enabled via the slow control interface. This cannot be done dynamically for individual events.

216 The input data comprise all data received from the calorimeters. They are copied from the

217 real-time path after serial-to-parallel conversion and after the CRC word has been checked.

218 There are a number of programmable parameters, set via slow control, that determine which

- 219 input data are read out. These are as follows.
- The Input Readout mode: by default, only input data from fibres that have generated an error are read out. However, the readout of data received without error can also be enabled.

- The Input Channel Mask: the read out of individual channels of input data, from
 individual FPGAs, can be disabled. A channel here means the data received at an FPGA
 from one fibre. In total, a Processor FPGA on the L1Topo receives up to 104 channels of
 input data. However, many of these data are redundant copies, created because of the
 need to fan out data between the FPGAs. The Input Channel Mask provides a way of
 stripping redundant channels from the L1Topo readout. It also allows data from
 permanently broken links to be excluded from the readout process.
- The Input Readout Veto: this veto is asserted for a programmable period (0-256 ticks)
 after the read out of any Input Data. It provides a means of pre-scaling the amount of
 Input data read out, preventing it from overwhelming the readout path.
- The mechanism for capturing readout data is illustrated in Figure 2. For every bunch crossing all input data, intermediate and final TOB data are copied from the real-time path and written
- to scrolling, dual-port memories. They are read from these memories after a programmable
- 236 period, of up to 3 μ s. At this point they are selected for readout if they meet both of the
- following criteria: an L1A pertaining to them is received, and they are enabled for readout by
- the control parameters described above. Otherwise, they are discarded.



240 Figure 2. A functional representation of the L1Topo readout logic.

For each L1A, data from a time frame, programmable via control parameters, can be read out.
The selection of data for read out is a synchronous process with a fixed latency, and it is the

243 period for which data are held in the scrolling memories that determines the start point of this

- time frame. The correct value must be determined when commissioning L1Calo (it should
- correspond to the period from when the data are copied into the scrolling memories, to when
- an L1A pertaining to those data is received at the L1Topo, plus or minus any desired offset in
- the time frame). The L1Topo hardware allows the read out of overlapping time frames. At
- low rates (including everything before Run 4) the L1Topo does not expect to read out
- overlapping time frames, still the firmware will be able to provide this if required. At high
- rates, the read out of overlapping time frames will be more likely, but the frame length and
- trigger rate will need to be controlled carefully to prevent buffer overflow.

252 It is possible that for a BC there will be no TOB data (or XTOB data when enabled) to be

- 253 captured. In such cases a control word is inserted into the readout path to indicate this. This
- word, which is used for flow-control, is internal to the L1Topo; it is not passed to the ROD.

- 255 Data that are selected for readout are written to FIFOs, where they are stored before
- transmission to the ROD. This storage is necessary for two purposes: first, data are sent to the 256 ROD in formatted packets, requiring some data to be stored as the packet is built; secondly,
- 257 258 the peak rate at which readout data are captured by the L1Topo exceeds that at which they
- can be transferred to the ROD. 259
- All of the readout logic described above is implemented in the Processor FPGAs. 260
- Downstream of the FIFOs, the readout logic is implemented in the Merger FPGA. The data 261
- from the Processor FPGAs to the Merger FPGA are transferred via multi-Gb/s transmitter-262
- receiver (MGT) links. The prototype uses only one link coming from each Processor FPGA. 263
- The final design might use more links to increase readout capacities. This connectivity 264 between the Processor FPGAs and the Merger FPGA is additional to the one used in the real-
- 265 time data path. 266
- In the Merger FPGA, the data are built into packets and transmitted, via the shelf backplane, 267 to a ROD (in Run 3) or two RODs (in Run 4, each ROD receiving a copy of the same data). 268
- Six links, each running at up to 10 Gb/s, carry the data to a ROD. 269
- The transfer of data from the FIFOs, via the Merger FPGA, to the ROD(s), is initiated 270
- 271 whenever the FIFOs are not empty. There is no backpressure asserted from the ROD(s) to
- pause transmission. 272
- Table 1 shows an estimate of the maximum readout bandwidth required of the L1Topo. This 273
- maximum case occurs in Run 4, where readout is initiated by the LOA signal at a rate of 274
- 1 MHz. However, only the TOB data need to be read out at this rate. In normal operation, the 275
- input data are only read out at a pre-scaled rate for monitoring purposes. They are also read 276
- out if an error is detected, but if that error is persistent, those data are also pre-scaled. Thus, 277
- for the input data, a maximum readout rate of 50 KHz is acceptable. The number of bunch 278
- 279 crossings from which data is read out after an L1A (L0A) can be set via control parameters. 280
- For normal operation a window size of three bunch crossings is assumed in this calculation.
- Readout of the XTOB data is optional. The calculation shown in Table 1 assumes a pre-281 scaled rate of 500 KHz. The number of XTOBs in this calculation is based on the number of 282 283 TOBs that can be sent in the real time data path from a single Processor FPGA. The
- maximum number of generated XTOBs depends on the exact implementation of the 284
- algorithms and is thus not yet known. Based on the available bandwidth, the maximum rate 285 286 for readout of XTOBs can be calculated, once details for the algorithms are known.
- 287

Data	No. Chan.	Bits / Chan. / BC (post 8b/10b)	BC / Event	Trigger Rate / KHz	Bandwidth / Gb/s
Input data	416	320	3	50	19.97
XTOBs	96	80	3	500	11.52
TOBs	4	320	3	1000	3.84
Total					35.33

290

 Table 1. An estimate of the maximum readout bandwidth required for a L1Topo module.
 For XTOBs, a channel equals an XTOB; for the other types of data, a channel equals a fibre. (TODO: comment 43: WHY????)

291 **4.5 TTC and Clock**

TTC signals are received in the L1Topo shelf in the Hub-ROD module. There, the clock is recovered and commands are decoded, before being re-encoded using a local protocol (to be defined). This use of a local protocol allows the TTC interface of the shelf to be upgraded without any modification of the L1Topo modules.

The L1Topo module receives the clock and TTC commands from the Hub-ROD via the ATCA backplane. It receives the clock on one signal pair and the commands on a second (see section 5.10 for details).

299 **4.6 Slow Control and Configuration**

An IPBus interface is provided for high-level, functional control of the L1Topo. This allows,
 for example, algorithmic parameters to be set, modes of operation to be controlled and spy
 memories to be read.

303 IPBus is a protocol that runs over Ethernet to provide register-level access to hardware. Here,

it is run over a 1000BASE-T Ethernet port, which occupies one channel of the ATCA Base

Interface. On the L1Topo there is a local IPBus interface in every FPGA, plus the IPMC.
 These interfaces contain those registers that pertain to that device. The Merger FPGA

307 implements the interface between the L1Topo and the shelf backplane, routing IPBus packets

to and from the other devices as required. The Merger FPGA also contains those registers

309 which control or describe the state of the module as a whole. For those devices such as

310 MiniPODs, which have an I^2C control interface, an IPBus-I2C bridge is provided.

311 4.7 Commissioning and Diagnostic Facilities

312 To aid in module and system commissioning, and help diagnose errors, the L1Topo can be

313 placed in Playback Mode (via an IPBus command). In this mode, real-time input data to the

314 L1Topo are ignored and, instead, data are supplied from internal scrolling memories. These

315 data are fed into the real-time path at the input to the feature-extracting logic, where they

316 replace the input data from the calorimeters.

Optionally, the real-time output of the L1Topo can also be supplied by a scrolling memory. It

318 should be noted that, in this mode, the L1Topo will process data from one set of memories,

but the real-time output will be supplied by a second set of memories. Depending on the

320 content of these memories, this may result in a discrepancy between the real-time and readout

- 321 data transmitted from the L1Topo.
- In Playback Mode the use of the input scrolling memories is mandatory, the use of the output
- 323 scrolling memories is optional, and it is not possible to enable Playback Mode for some
- 324 channels but not others. Playback Mode is selected, and the scrolling memories loaded, via
- the slow control interface. The scrolling memories are 256 words in depth.

326 In addition to the above facility, numerous flags describing the status of the L1Topo can be

327 read via the slow control interface (see section Fehler! Verweisquelle konnte nicht

gefunden werden.). Access points are also provided for signal monitoring, boundary

329 scanning and the use of proprietary FPGA tools such as ChipScope and IBERT.

330 4.8 Environmental Monitoring

- 331 The L1Topo monitors the voltage and current of every power rail on the board. It also
- 332 monitors the temperatures of all the FPGAs, of the MiniPOD receivers and transmitters, and
- of other areas of dense logic. Where possible, this is done using sensors embedded in the
- relevant devices themselves. Where this is not possible, discrete sensors are used.
- The voltage and temperature data are collected by the L1Topo IPMC, via an I^2C bus. From there, they are transmitted via IPBus to the ATLAS DCS system. The L1Topo hardware also
- allows these data to be transmitted to the DCS via IPMB and the ATCA Shelf Controller, but
- 338 it is not foreseen that ATLAS will support this route.
- 339 If any board temperature exceeds a programmable threshold set for that device, IPMC powers
- down the board payload (that is, everything not on the management power supply). The
- 341 thresholds at which this function is activated should be set above the levels at which the DCS
- 342 will power down the module. Thus, this mechanism should activate only if the DCS fails.
- 343 This might happen, for example, if there is a sudden, rapid rise in temperature to which the
- 344 DCS cannot respond in time.

345 **4.9 ATCA form factor**

The L1Topo is an ATCA module, conforming to the PICMG® 3.0 Revision 3.0specifications.

348 **5 Implementation**

- 349 The description of the implementation is based on L1Topo modules in the central region.
- 350 Details of the implementation differ on modules covering the outer regions, due to changes in 351 the input data granularity and the η coverage.

352 5.1 Modular Design

353 5.2 Input Data Reception

- The L1Topo receives data from the calorimeters via optical fibres. Each fibre carries data from an area of 0.4×0.4 (η , ϕ). In order to cover an area as described in section 5.1, a single L1Topo module must receive data on up to 192 fibres. Two modules require up to 16
- additional links, carrying the data from the Tile-HEC overlap, making a total of 208.
- 358 The input fibres to the L1Topo are organised into 18 ribbons of 12 fibres each. They are
- 359 routed to the L1Topo via the rear of the ATCA shelf, where a rear transition module provides
- 360 mechanical support. Optical connections between the fibres and the L1Topo are made by up
- to four 72-way Multi-fibre Push-On/Pull-Off (MPO) connectors, mounted in Zone 3 of the
- 362 ATCA backplane. These connectors allow the L1Topo to be inserted into, and extracted
- 363 from, the shelf without the need to handle individual ribbon connections.

- 364 On the L1Topo side of the MPO connectors, 18 optical ribbons (each comprising 12 fibres)
- carry the signals to 18 Avago MiniPOD receivers. These perform optical to electric
- 366 conversion. They are mounted on board, around the Processor FPGAs, to minimise the length
- of the multi-Gb/s PCB tracks required to transmit their output. If the positioning on the PCB
- does not allow using MiniPODs, the smaller MicroPODs are used instead.
- 369 Each of the received signals is transmitted to two of the four Processor FPGAs. The
- 370 Processor FPGA, which has a core region that covers the region in ϕ from which the data on a
- 371 fibre is originated, receives the incoming signal. The data is retransmitted to one of the
- neighbouring Processor FPGAs via "PMA loopback". Once the signal has been received by
- the FPGA and equalisation has been performed, but before the signal has been decoded, it is
- 374 sent from the high-speed receiver to the paired high-speed transmitter. There is a latency
- penalty of >25 ns and some degradation of signal quality associated with this method. The
- 376 L1Topo must therefore handle upwards of 416 multi-Gb/s signals.

377 5.3 Processor FPGA

- 378 There are four Processor FPGAs on the L1Topo. The functionality they implement can be
- 379 grouped into real-time, readout and slow-control functions. All Processor FPGAs on a
- 380 L1Topo module have the same functionality. The differences between the Processor FPGAs
- 381 on different modules are caused by the varying core areas covered by a certain module and 382 are implemented via different firmwares.
- 383 Every Processor FPGA performs the following real-time functions.
- It receives, from MiniPOD optical receivers, up to 104 inputs of serial data at
 12.8 Gb/s and additional data for the extended environment from neighbouring FPGAs on
 1Gb/s differential links. These carry data from the calorimeters, from an environment of
 2.8 × 3.6 (3.9 × 3.6 in forward region).
- It applies the feature-identification algorithms described in section 4.1.2 to the
 calorimeter data, to identify and characterise jet and τ objects and calculate global values.
- For each jet and τ object found, it produces a TOB, as described in section Fehler!
 Verweisquelle konnte nicht gefunden werden..
- It prioritises the TOBs, and if the number it has found exceeds the number that can be transmitted to the Merger FPGA in one BC, the excess TOBs are supressed.
- It transmits its TOB results to the Merger FPGA via 48 differential signal pairs at a
 bandwidth of 1Gb/s per pair.
- Each Processor FPGA can process a core area of calorimeter data of 0.8×1.6 (2.9×1.6 in the forward regions). The differences between the modules depending on their covered η range are implemented via firmware. The hardware is the same for all modules.
- On the readout path (described in section 4.1), each Processor FPGA performs the followingfunctions.
- The Processor FPGA records the input data and the TOBs generated on the real-time path
 in scrolling memories, for a programmable duration of up to 3 μs.

- On receipt of an L1A, it writes data from the scrolling memories to the FIFOs, for a
 programmable time frame. This is only done for those data enabled for readout by the
 control parameters.
- The Processor FPGA transmits data from the readout FIFOs to the Merger FPGA, via a
 12.8GB/s MGT link.
- 408 For slow control and monitoring, each Processor FPGA contains a local IPBus interface,409 which provides access to registers and RAM space within the FPGAs.
- 410 The Processor FPGA is a Xilinx XCVU190. The dominant factor in the choice of device is 411 the available number of multi-Gb/s receivers, low latency parallel links and logic resources.
- 412 Of the 120 high speed links available in the XCVU190, depending on the covered η range, 80
- 413 to 104 are used. The spare resources can be used for slow control functions, to further reduce
- 414 the required number of parallel links.
- 415 Regarding general-purpose I/O, of the 448 pins available 408 pins can be used for differential
- 416 links. A maximum of 96 are required to transport real-time output data, 84 are required to
- 417 transmit/receive pile-up sums, 56 are required to transmit/receive additional data from the
- 418 extended environment, 50 are planned for slow control functions. The remaining 122 pins are
- 419 left for spare resources. In case of a latency penalty at high bit rates, these spare resources can
- 420 be used to decrease the transmission speed on latency critical connections. Up to 96
- 421 additional pins are required if different data are to be sent to the two FPGAs on an L1Topo
- 422 module.

423 **5.4 Clocking**

424 There are two types of clock sources on L1Topo: on-board crystal clocks and the LHC TTC

- 425 clock, received from the ATCA backplane. These clock sources are fed via the clocking
- 426 circuitry to five FPGAs. The 40.08MHz TTC clock has too much jitter to drive multi-Gb/s
- 427 links directly. A PLL chip is therefore used to clean up the jitter on this clock. From the input 428 of 40.08 MHz the PLL chip can generate clocks of frequency $n \times 40.08$ MHz within a certain
- range. This flexibility allows the multi-Gb/s links on the L1Topo to be driven at a large range
- 429 range. This nextority allows the multi-Go's mixs on the E1 ropo to be driven at a range range.
 430 of different rates. The TI CDCE62005 has been tested and verified on the High-Speed
- 431 Demonstrator [1.10] and thus is considered an option for the L1Topo. Another option is the
- 432 Si5326 which is currently used on the L1Topo.
- To facilitate standalone tests of the high-speed serial links on the L1Topo, an on-board
 crystal clock of 40.08MHz is also provided.
- The reference clocks for the MGTs on both the Processor FPGAs and the Merger FPGA aredriven by PLL chips. The readout links will probably run at a slower speed than the real-time
- 437 links, as they are copper links over an ATCA backplane. Therefore, the readout links and
- 438 real-time links are driven with separate PLL chips.
- 439 A 125MHz crystal clock is provided for the Merger FPGA for its Gigabit Ethernet interface
- 440 to the shelf IPBus network. On the L1Topo, the protocol between the IPBus master (in the
- 441 Merger FPGA) and the IPBus slaves (in the other FPGAs) runs using this clock. Hence, the
- 442 L1Topo module control function over IPBus is independent from the TTC clock domain.

The 40.08MHz clock and its multiples (e.g. 160.32MHz or 320.64MHz) from a PLL chip are also connected to the global clock inputs of all the Processor FPGAs and the Merger FPGA.

445 **5.5 High-Speed signals on the PCB**

The L1Topo is a very high-speed and very high-density ATCA module, which has about 450
optical fibre links running at a speed of 12.8Gb/s, and many copper links running up to
12.8Gbps over the backplane. In addition, the tight ATLAS L1Calo latency margin requires
hundreds of parallel links running at up to 1Gb/s between FPGAs for results merging and
data sharing on the L1Topo.

451 Signal integrity is a big challenge for the L1Topo design. The designing will be accompanied452 by detailed PCB simulations.

453 **5.6 FPGA configuration**

454 The L1Topo houses five big FPGAs: four Processor FPGAs and the Merger FPGA. The

455 configuration of these FPGAs is done using a small device (microcontroller or another

456 FPGA). This device contains an integral flash memory from which it loads its configuration

data on power up. (These data are downloaded to this memory during commissioning of the

458 L1Topo, via the JTAG Boundary Scan port.) In case an additional FPGA is used as the

459 Configurator, the firmware loaded into the Configurator is Xilinx System ACE *SD Controller*

460 IP. Once configured it becomes a System ACE controller, responsible for the configuration 461 process of the other FPGAs on the L1Topo. It initiates this process as soon as it, itself, is

462 configured.

463 The configuration data for the five FPGAs are stored on the L1Topo in a micro SD flash card. 464 They are stored as collections of firmware, where one collection comprises one firmware load for each FPGA on the L1Topo, excluding the Configurator. Up to eight firmware collections 465 466 can be stored on the L1Topo and handled by the Configurator. The collections are enumerated and by default collection zero is loaded into the FPGAs. This choice can be over-467 written by IPBus. Currently, only two firmware collections are foreseen for the L1Topo: the 468 normal, running-mode firmware and a diagnostic collection. Extra capacity for a further six 469 collections is spare. The configuration data stored in the micro flash SD card can be updated 470 via IPBus. 471

Re-configuration of the FPGAs can be initiated via IPBus and via the low-level management 472 473 IPMI bus. The Configurator must be re-configured separately from the other FPGAs, which must be re-configured as a group. As the IPBus interface is implemented in the Merger 474 FPGA, and the firmware of the Merger FPGA can be updated over IPBus, it is possible, by 475 uploading bad firmware, to place the L1Topo in a non-working state from which it cannot be 476 recovered via IPBus. For this reason a firmware collection that is known to work should 477 always be kept in the micro flash SD. This ensures it is always possible to restore the L1Topo 478 479 to a working state via the IPMI bus.

480 5.7 The IPM Controller

For the purposes of monitoring and controlling the power, cooling and interconnections of a module, the ATCA specification defines a low-level hardware management service based on the Intelligent Platform Management Interface standard (IPMI). The Intelligent Platform Management (IPM) Controller is that portion of a module (in this case, the L1Topo) that provides the local interface to the shelf manager via the IPMI bus. It is responsible for the following functions:

- 487 interfacing to the shelf manager via dual, redundant Intelligent Platform Management
 488 Buses (IPMBs), it receives messages on all enabled IPMBs;
- negotiating the L1Topo power budget with the shelf manager and powering the Payload
 hardware only once this is completed (see section 5.8);
- 491 managing the operational state of the L1Topo, handling activations and deactivations, hot-swap events and failure modes;
- 493 implementing electronic keying, enabling only those backplane interconnects that are compatible with other modules in shelf, as directed by the shelf manager;
- 495 providing to the Shelf Manager hardware information, such as the module serial number
 496 and the capabilities of each port on backplane;
- 497 collecting, via an I²C bus, data on voltages and temperatures from sensors on the L1Topo, and sending these data, via IPBus, to the Merger FPGA;
- 499 driving the ATCA-defined LEDs.

500 The L1Topo uses the IPMC mezzanine produced by LAPP as the IPM Controller [1.11] . The 501 form factor of this mezzanine is DDR3 VLP Mini-DIMM.

502 5.8 Power Management

With regard to power, the hardware on the L1Topo is split into two domains: Management 503 504 hardware and Payload hardware. The Management hardware comprises the IPM Controller 505 plus the DC-DC converters and the non-volatile storage that this requires. By default, on 506 power up, only the Management hardware of the L1Topo is powered (drawing no more than 507 10 W), until the IPM Controller has negotiated power-up rights for the Payload hardware with the shelf manager. This is in accordance with the ATCA specification. However, via a 508 509 hardware switch it is also possible to place the L1Topo in a mode where the Payload logic is powered without waiting for any negotiation with the shelf controller. This feature, which is 510 511 in violation of the ATCA specification, is provided for diagnostic and commissioning

- 512 purposes.
- 513 On power-up of the Payload hardware, the sequence and timing with which the multiple
- 514 power rails are turned on can be controlled by the IPM Controller. Alternatively, by setting
- 515 hardware switches, these rails can be brought up in a default sequence defined by resistor-
- 516 capacitor networks on the module.

- 517 Excluding the optional exception noted above, the L1Topo conforms to the full ATCA
- 518 PICMG® specification (issue 3.0, revision 3.0), with regard to power and power
- 519 management. This includes implementing hot swap functionality, although this is not
- 520 expected to be used in the trigger system.
- 521 Power is supplied to the L1Topo on dual, redundant -48V DC feeds. Two Emerson ATC250
- 522 (or similar) convertors accept these feeds and provide a power supply of 3.3 V to the
- 523 Management hardware, and a supply of 12V to the Payload hardware. This 12V supply is
- 524 stepped down further, by multiple switch-mode regulators, to supply the multiplicity of
- 525 voltages required by the payload hardware.
- 526 For the power supplies to the FPGA multi-Gigabit transceivers, the PCB design guidelines
- and noise requirements specified in the UltraScale Series FPGAs GTH Transceiver User
- 528 Guide (UG576) and GTY Transceiver User Guide (UG578) will be observed.

529 5.9 Front-panel Inputs and Outputs

- 530 The following signals are, or can be, input to the L1Topo via the front panel.
- Auxiliary clock. This input allows the L1Topo to be driven by an external 40 MHz clock,
 in the absence of a suitable clock on the backplane. The optimum physical form factor for
 the signal is to be identified.
- 534
- The following bi-directional control interfaces are available on the front panel. See section5.12 for the use of these interfaces.
- JTAG Boundary Scan. The optimum physical form factor for this interface is to be identified.
- 1G Ethernet socket.

540 **5.10 Rear-panel Inputs and Outputs**

541 5.10.1 ATCA Zone 1

- 542 This interface is configured according to the ATCA standard. The connections include
- dual, redundant -48V power supplies,
- hardware address,
- IPMB ports A and B (to the Hub module),
- 546 shelf ground,
- 547 logic ground.

548 Figure 3 shows the backplane connections between the L1Topo and the Hub module, which 549 are located in Zones 1 and 2 of the ATCA backplane. See the ATCA specification for further 550 details.

551 5.10.2 ATCA Zone 2

552 5.10.2.1 Base Interface

553 The Base Interface comprises eight differential pairs. Four of these are connected to hub slot 554 one and are used for module control, the other four are connected to hub slot two and are 555 used to carry DCS traffic. Both of these functions are implemented using IPBus, running over 556 1G Ethernet links.

557 5.10.2.2 Fabric Interface

558 The Fabric Interface comprises 16 differential signal pairs, eight of which are connected to 559 hub slot one, and eight of which are connected to hub slot two. Those signal pairs connected 560 to hub slot one are used as follows:

- One signal pair is used to receive the TTC clock.
- One signal pair is used to receive decoded TTC commands, plus near real-time signals such as ROD busy. The protocol is to be defined. The link speed does not exceed 10 Gb/s.
- Six signal pairs are used to transmit readout data. The link speed does not exceed 10 Gb/s.
 Two out of these six signal pairs are used as receivers in standard ATCA backplanes.
 They are inverted to increase the possible readout bandwidth.

567 Those signal pairs connected to hub slot two are reserved for the same functions as above.

568 Potentially, this allows redundant connections to be made to this hub slot. However, the

569 firmware necessary to drive and receive data to and from the Fabric Interface of hub slot two

570 is undeveloped.



Figure 3. The ATCA backplane connections between the L1Topo and the Hub module.

574

573

575 5.10.3 ATCA Zone 3

ATCA zone houses four 72-way optical MPO connectors. Three of these house a total of up 576 577 to 208 fibres, carrying data from the calorimeters to the L1Topo (see section 5.1). At the rear of the MPO connectors, optical fibres carry data from the calorimeters to the L1Topo via the 578 L1Calo Optical Plant. These fibres are supported in the L1Topo shelf by a (passive, 579 mechanical) rear transition module (RTM). On the L1Topo side of the connectors, fibre 580 ribbons carry the calorimeter data to MiniPOD receivers, mounted in board. The optical 581 connections are made on the insertion of the L1Topo into the shelf, and broken on its 582 extraction. The fourth MPO connector houses fibres, carrying TOB data from the Merger 583 FPGA to the L1Topo modules. 584

585 **5.11 LEDs**

All LEDs defined in the ATCA specifications are located on the L1Topo front panel. In
 addition, further status LEDs are provided on either the front panel or the top side. These
 indicate functions like power, Done signals, L1A receipt und further LEDs for diagnostic

589 purposes for all FPGAs.

590 5.12 Instrument Access Points

591 5.12.1 Set-Up and Control Points

The following interfaces are provided for the set-up, control and monitoring of the L1Topo.
They are intended for commissioning and diagnostic use only. During normal operation it
should not be necessary to access the L1Topo via these interfaces.

- The JTAG Boundary Scan port: via this port a boundary scan test can be conducted, all
 FPGAs on the L1Topo can be configured, the configuration memory of the Configurator
 can be loaded and the FPGA diagnostic/evaluation tool ChipScope can be run, including
 for IBERT tests. This port is on the front panel.
- The 1G Ethernet port: this port provides an auxiliary control interface to the L1Topo, over which IPBus can be run, should there be a problem with, or in the absence of, an IPBus connection over the shelf backplane. It is on the front panel and connected to the Merger FPGA.
- The RS232 port: this port provides a control interface of last resort, available if all others
 fail. It is mounted on the top side of the module and connects to the Merger FPGA.
 Firmware to implement this interface will only be developed if needed.

606 5.12.2 Signal Test Points

Due to the sensitive nature of multi-Gb/s signals, no test points are provided on PCB tracks intended to carry multi-Gb/s data. If such signals need to be examined, this must be done via firmware. Test points are placed on a selection of those data and control tracks that are not operating at multi-Gb/s.

611 For each FPGA, spare, general-purpose IO pins are routed to headers. Furthermore, spare

612 multi-Gb/s transmitters and receivers are routed to SMA sockets. With appropriate firmware

613 these connections allow internal signals, or copies of data received, to be fed to an

614 oscilloscope, for example, or driven from external hardware.

The exact number of test connections, and those signals on which a test point can be placed most usefully, are to be determined during schematic entry.

617 **5.12.3** Ground Points

618 At least six ground points are provided, in exposed areas on the top side of the module, to 619 allow oscilloscope probes to be grounded.

620 **5.13 Floor plan**

- 621 Figure 4 shows a preliminary floor plan of the L1Topo module. This will be used as a guide
- 622 for the layout process; the exact location of components may change as the physical
- 623 constraints on the layout are better understood.

624 The routing of over 400 signals at multi-Gb/s presents a significant challenge for the design of the L1Topo PCB. In order to minimise track lengths and routing complexity for these 625 signals, the Avago MiniPOD receivers are placed around the Processor FPGAs. However, 626 this creates an additional constraint on the layout: the need to accommodate routing paths for 627 the fibre-optic ribbons carrying the data to these receivers. To connect the MPO connectors to 628 the receivers the ribbons need to twist, curve and bypass large heat sinks on the FPGAs. It 629 630 can be seen in Figure 4 that large components have been excluded from some areas of the floor plan, to allow space for the routing of the fibre-optic ribbons. 631

632 In addition to those components shown in Figure 4, glue logic is placed on the underside of 633 the module.



634 635

Figure 4. A floor plan of the L1Topo, showing a preliminary placement guide.



638

Figure 5. Preliminary front panel layout (not to scale).

Figure 5 shows a preliminary template for the front panel layout of the L1Topo. Shown are
 the JTAG port for boundary scanning and FPGA access, an auxiliary Ethernet control port,

status LEDs and the ATCA extraction/insertion handles. These components are not drawn toscale.

643 7 Glossary

ATCA	Advanced Telecommunications Computing Architecture (industry standard).
BC	Bunch Crossing: the period of bunch crossings in the LHC and of the clock provided to ATLAS by the TTC, 24.95 ns.
BCMUX	Bunch-crossing multiplexing: used at the input to the CPM, JEM (from Phase 1) and eFEX, this is a method of time-multiplexing calorimeter data, doubling the number of trigger towers per serial link.
CMX	Common Merger Extended Module.
СР	Cluster Processor: the L1Calo subsystem comprising the CPMs.
СРМ	Cluster Processor Module.
DAQ	Data Acquisition.
DCS	Detector Control System: the ATLAS system that monitors and controls physical parameters of the sub-systems of the experiment, such as gas pressure, flow-rate, high voltage settings, low-voltage power supplies, temperatures, leakage currents, etc.
ECAL	The electromagnetic calorimeters of ATLAS, considered as a single system.
eFEX	Electromagnetic Feature Extractor.
FEX	Feature Extractor, referring to either an eFEX or L1Topo module or subsystem.
FIFO	A first-in, first-out memory buffer.
FPGA	Field-Programmable Gate Array.
HCAL	The hadronic calorimeters of ATLAS, considered as a single system.
IPBus	An IP-based protocol implementing register-level access over Ethernet for module control and monitoring.

IPMB	Intelligent Platform Management Bus: a standard protocol used in ATCA shelves to implement the lowest-level hardware management bus.
IPM Controller	Intelligent Platform Management Controller: in ATCA systems, that portion of a module (or other intelligent component of the system) that interfaces to the IPMB.
IPMI	Intelligent Platform Management Interface: a specification and mechanism for providing inventory management, monitoring, logging, and control for elements of a computer system. A component of, but not exclusive to, the ATCA standard.
JEM	Jet/Energy Module.
JEP	Jet/Energy Processor: the L1Calo subsystem comprising the JEMs.
L1Topo	Jet Feature Extractor.
JTAG	A technique, defined by IEEE 1149.1, for transferring data to/from a device using a serial line that connects all relevant registers sequentially. JTAG stands for Joint Technology Assessment Group.
LOA	In Run 4, the Level-0 trigger accept signal.
L0Calo	In Run 4, the ATLAS Level-0 Calorimeter Trigger.
L1A	The Level-1 trigger accept signal.
L1Calo	The ATLAS Level-1 Calorimeter Trigger.
LHC	Large Hadron Collider.
MGT	As defined by Xilinx, this acronym stands for Multi-Gigabit Transceiver. However, it should be noted that it denotes a multi-gigabit transmitter– receiver pair.
MiniPOD	An embedded, 12-channel optical transmitter or receiver.
MicroPOD	An embedded, 12-channel optical transmitter or receiver, smaller compared to the MiniPOD.
MPO	Multi-fibre Push-On/Pull-Off: a connector for mating two optical fibres.
PMA	Physical Media Attachment: a sub-layer of the physical layer of a network protocol.
ROD	Readout Driver.
RoI	Region of Interest: a geographical region of the experiment, limited in η and ϕ , identified by the Level-1 trigger (during Run 3) as containing candidates for Level-2 trigger objects requiring further information. In Run 4, RoIs are used in the same between the Level-0 and Level-1 triggers.
Shelf	A crate of ATCA modules.
SMA	Sub-Miniature version A: a small, coaxial RF connector.
Supercell	LAr calorimeter region formed by combining E_T from a number of cells adjacent in η and ϕ .
TOB	Trigger Object.

TTC The LHC Timing, Trigger and Control system.

XTOB Extended Trigger Object. A data packet passed to the readout path, contained more information than can be accommodated on the real-time path.

644 8 Document History

Version	Comments
0.0	Internal circulation

645 9 Interfaces

- 646 9.1 Internal Interfaces
- 647 9.2 External Interfaces

648 **10 Data formats**

The formats of the data received and generated by the L1Topo have yet to be finalised. Thosedefined here are working assumptions only.

651 **10.1 Input Data**

The L1Topo modules receive data from the calorimeters on optical fibres. For the region $|\eta| < 2.4$

Data from the calorimeters are transmitted to the L1Topo as continuous, serial streams. To convert these streams into parallel data, the L1Topo logic must be aligned with the word boundaries in the serial data. The scheme for achieving this is yet to be defined, but there are a number of possible mechanisms. For example, boundary markers can be transmitted during gaps in the LHC bunch structure. These markers are substituted for zero data and are interpreted as such by the L1Topo trigger-processing logic. Periodic insertion of such markers allows links to recover from temporary losses of synchronisation automatically.

661 **10.2 Real-Time Output Data**

662 The Real-time output of the L1Topo comprises TOBs, each of which contains information

about a jet or τ candidate, such as its location and the deposited energy. Figure 6, Figure 8

and Figure 9 show the draft format of the jet TOB, fat jet TOB and τ TOB respectively.

Besides these candidates the global values, E_T and E_T^{miss} , are transferred to L1TOPO. They

are sent separately as E_T , E_T^X and E_T^Y as 13-bit energy values.

667 Due to multiple jet finding algorithms, the jet TOBs include two energies. The results from

two algorithms, which are based on the same seeding procedure, can be compressed into one

- TOB. The sizes of the remaining TOBs are adjusted to match the jet TOBs.
- 670 The TOBs are transmitted to L1Topo on optical fibres. The line rate and protocol used for
- this transmission is the same as that used to transmit data from the calorimeters to the
- 672 L1Topo. The baseline specification is thus as follows.
- The data are transferred across the optical link at a line rate 12.8 Gb/s.
- 8b/10b encoding is used to maintain the DC balance of the link and ensure there are
 sufficient transitions in the data to allow the clock recovery.
- Word-alignment markers (8b/10b control words) are inserted periodically, as substitutes
 for zero data.
- For TOBs of 40 bits, four links at the given specifications allow a maximum of 24 TOBs and
 the global values to be transmitted to L1Topo per bunch crossing.
- 680 Should the specification of the L1Topo inputs change, the specification of the real-time

outputs will be updated to match. (Using a common line rate and encoding scheme enables

the output data to be looped back to the inputs for diagnostic purposes.)

Hadronic Jet TOB		40 bits		
5b η	6b Ф	13b Energy WS1	13b Energy WS2	36 тот

TOB contents	No. Bits	Comments
η	5	Local η coordinate, within core area of jFEX
Φ	6	Global Φ coordinate
Energy WS1	3	Energy computed for window size I
Energy WS2	3	Energy computed for window size 2
Trigger Object Type (TOT)	3	Trigger object : Had. Jet, Fat Jet, tau
TOTAL	40	

683 684

Figure 6. Draft jet TOB Format.

685

Fat Jet TOB

		40 bits		
5b η	6Ь Ф	15b Energy	[11b spares]	3ь тот

TOB contents	No. Bits	Comments
η	5	Local η coordinate, within core area of jFEX
Φ	6	Global Φ coordinate
Energy	15	Energy
[spares]	11	Spare bits TBD final use
Trigger Object Type (TOT)	3	Trigger object : Had. Jet, Fat Jet, tau
TOTAL	40	

686 687

Figure 7. Draft fat jet TOB Format.

Tau TOB

	40 DIts				
5b ŋ	<u>6</u> Ь Ф	13b Energy	[13b spares]	3ь тот	

10 1:4

TOB contents	No. Bits	Comments
η	5	Local η coordinate, within core area of jFEX
Φ	6	Global Φ coordinate
Energy	3	Energy
[spares]	3	Spare bits TBD final use
Trigger Object Type (TOT)	3	Trigger object : Had. Jet, Fat Jet, tau
TOTAL	40	

688

689 **Figure 8.** Draft τ TOB format.

690 **10.3 Readout Data**

691 On receipt of an L1A, the L1Topo transmits to the ROD a packet of data of the format shown 692 in Figure 1. This packet contains up to three types of data: TOBs, XTOBs and input data (see 693 below). The TOBs are exact copies of those output from the L1Topo on the real-time path.

- 694 The input data are copies of the calorimeter data as received in the Processor FPGAs. The
- 695 XTOBs are words that contain more information about trigger candidates than can be
- transmitted on the real-time data path. If the readout of XTOBs is enabled, any TOB in the
- readout data will have a corresponding XTOB. The readout data may also contain XTOBs for
- 698 which there is no corresponding TOB. Such XTOBs describe trigger candidates for which
- TOBs have not been transmitted to L1Topo because of the input bandwidth limit of that
- module. The exact format of the XTOBs is yet to be determined. Preliminary assumptions
- introduce a width of up to 64 bits.
- The data in the readout packet are from a programmable window of bunch crossings. The size of this window is the same for all types of data and is limited by the available memory in the
- 704 Processor FPGAs. The size can be set via control parameters.
- 705 Within the packet, the data are organised first according to type, and then according to bunch
- rossing. Headers mark the boundaries between data types and bunch crossings. Not every
- type of data is necessarily present in a packet. If a data type is absent, then the headers for
- that data are also absent. In the extreme, the packet may contain no data, in which case just
- the packet header and footer are transmitted.
- 710 The L1Topo readout packets are transmitted to the ROD via six links at up to 10 Gb/s per
- 711 link, using a link-layer protocol that is to be defined.



713 Figure 1. A provisional format for a readout data packet.