

1

2 **Technical Specification**

3

4

5 **ATLAS Level-1 Calorimeter Trigger Upgrade**

6

7 **Topology Processor (L1Topo)**

8

9 **Katharina Bierwagen, Uli Schäfer**

10

11 **Draft**

12

12 **Version: 0.0**

13

**13 February 2017**

## Table of Contents

14	<b>1</b>	<b>Related Documents .....</b>	<b>3</b>
15	<b>2</b>	<b>Conventions .....</b>	<b>4</b>
16	<b>3</b>	<b>Introduction .....</b>	<b>4</b>
17	<b>4</b>	<b>Functionality .....</b>	<b>5</b>
18	<b>4.1</b>	<b>Real-Time Data Path.....</b>	<b>5</b>
19	4.1.1	Input Data .....	6
20		L1Topo will receive the topological output data of the sliding window processors from L1Calo	
21		and data from the L1Muon system. The data format transmitted into L1Topo comprises of TOB	
22		data (Trigger Object data) for jets, clusters and muons. The data will consist of a description of	
23		the position of an object (jet, e/m cluster, tau and muons) along with some qualifying	
24		information, like the energy sum within the object.....	6
25	4.1.2	Algorithms.....	6
26	4.1.3	Data Sharing.....	6
27	4.1.4	Output.....	6
28	<b>4.2</b>	<b>Error Handling.....</b>	<b>6</b>
29	<b>4.3</b>	<b>Latency .....</b>	<b>7</b>
30	<b>4.4</b>	<b>Readout Data Path .....</b>	<b>7</b>
31	<b>4.5</b>	<b>TTC and Clock.....</b>	<b>10</b>
32	<b>4.6</b>	<b>Slow Control and Configuration .....</b>	<b>10</b>
33	<b>4.7</b>	<b>Commissioning and Diagnostic Facilities .....</b>	<b>10</b>
34	<b>4.8</b>	<b>Environmental Monitoring .....</b>	<b>11</b>
35	<b>4.9</b>	<b>ATCA form factor.....</b>	<b>11</b>
36	<b>5</b>	<b>Implementation.....</b>	<b>11</b>
37	<b>5.1</b>	<b>Modular Design.....</b>	<b>11</b>
38	<b>5.2</b>	<b>Input Data Reception .....</b>	<b>11</b>
39	<b>5.3</b>	<b>Processor FPGA .....</b>	<b>12</b>
40	<b>5.4</b>	<b>Clocking .....</b>	<b>13</b>
41	<b>5.5</b>	<b>High-Speed signals on the PCB.....</b>	<b>14</b>
42	<b>5.6</b>	<b>FPGA configuration .....</b>	<b>14</b>
43	<b>5.7</b>	<b>The IPM Controller .....</b>	<b>15</b>
44	<b>5.8</b>	<b>Power Management.....</b>	<b>15</b>
45	<b>5.9</b>	<b>Front-panel Inputs and Outputs.....</b>	<b>16</b>
46	<b>5.10</b>	<b>Rear-panel Inputs and Outputs .....</b>	<b>16</b>
47	5.10.1	ATCA Zone 1 .....	16
48	5.10.2	ATCA Zone 2 .....	17
49	5.10.3	ATCA Zone 3 .....	18
50	<b>5.11</b>	<b>LEDs.....</b>	<b>18</b>
51	<b>5.12</b>	<b>Instrument Access Points.....</b>	<b>19</b>
52	5.12.1	Set-Up and Control Points.....	19
53	5.12.2	Signal Test Points .....	19
54	5.12.3	Ground Points .....	19
55			

56	5.13	Floor plan.....	19
57	6	Front-Panel Layout .....	21
58	7	Glossary .....	21
59	8	Document History.....	23
60	9	Interfaces .....	23
61	9.1	Internal Interfaces .....	23
62	9.2	External Interfaces .....	23
63	10	Data formats .....	23
64	10.1	Input Data.....	23
65	10.2	Real-Time Output Data.....	24
66	10.3	Readout Data .....	25
67			

## 68 1 Related Documents

- 69 [1.1] ATLAS TDAQ System Phase-I Upgrade Technical Design Report,  
70 CERN-LHCC-2013-018, <http://cds.cern.ch/record/1602235/files/ATLAS-TDR-023.pdf>
- 71 [1.2] L1Calo Phase-I Hub Specification
- 72 [1.3] L1Calo Phase-I ROD specification  
73 ([https://twiki.cern.ch/twiki/pub/Atlas/LevelOneCaloUpgradeModules/Hub-ROD\\_spec\\_v0\\_9.pdf](https://twiki.cern.ch/twiki/pub/Atlas/LevelOneCaloUpgradeModules/Hub-ROD_spec_v0_9.pdf))  
74
- 75 [1.4] L1Calo Phase-I eFEX Specification  
76 ([https://twiki.cern.ch/twiki/pub/Atlas/LevelOneCaloUpgradeModules/eFEX\\_spec\\_v0.2.pdf](https://twiki.cern.ch/twiki/pub/Atlas/LevelOneCaloUpgradeModules/eFEX_spec_v0.2.pdf))  
77
- 78 [1.5] L1Calo Phase-I jFEX Specification ()
- 79 [1.6] L1Calo Phase-I gFEX Specification ()
- 80 [1.7] L1Calo Phase-I Optical Plant Specification
- 81 [1.8] ATCA Short Form Specification, [http://www.picmg.org/pdf/picmg\\_3\\_0\\_shortform.pdf](http://www.picmg.org/pdf/picmg_3_0_shortform.pdf)
- 82 [1.9] PICMG 3.0 Revision 3.0 AdvancedTCA Base Specification, *access controlled*,  
83 <http://www.picmg.com/>
- 84 [1.10] L1Calo High-Speed Demonstrator report  
85 ([https://twiki.cern.ch/twiki/pub/Atlas/LevelOneCaloUpgradeModules/HSD\\_report\\_v1.0\\_2.pdf](https://twiki.cern.ch/twiki/pub/Atlas/LevelOneCaloUpgradeModules/HSD_report_v1.0_2.pdf))  
86
- 87 [1.11] Development of an ATCA IPMI controller mezzanine board to be used in the ATCA  
88 developments for the ATLAS Liquid Argon upgrade,  
89 <http://cds.cern.ch/record/1395495/files/ATL-LARG-PROC-2011-008.pdf>



## 2 Conventions

The following conventions are used in this document.

A programmable parameter is defined as one that can be altered by slow control, for example, between runs, not on an event by event basis. Changing such a parameter does not require a re-configuration of any firmware.

Where multiple options are given for a link speed, for example, the readout links of the jFEX are specified as running up to 10 Gb/s, this indicates that the link speed has not yet been fully defined. Once it is defined, that link will use a single speed. All links on the L1Topo will run at a fixed speed in the final system. *but not all same speed!*

In accordance with the ATCA convention, a crate of electronics here is referred to as a shelf.

Where the term L1Topo is used here, without qualification, it refers to the L1Topo module. The L1Topo subsystem is always referred to explicitly by that term.

## 3 Introduction

This document describes the specifications for the upgrade of the Level-1 topology processor module (L1Topo) of the ATLAS Level-1 Calorimeter Trigger Processor (L1Calo) [1.1]. A L1Topo processor has initially been introduced into the ATLAS trigger for Phase-0 during Run-2 to improve trigger performance by correlating trigger objects (electromagnetic clusters, jets, muons) and global quantities.

The new L1Topo will be installed in L1Calo during the long shutdown LS2, as part of the Phase-1 upgrade, and it will operate during Run 3. It is built to be forward compatible and may remain in the system after the Phase-2 upgrade in LS3, being operated in Run-4 as L1Topo or L0Topo, dependent on the eventual trigger architecture in Phase-2.

The ATLAS Phase-1 Level-1 Trigger system comprises eFEX, jFEX, and gFEX subsystems as calorimeter data sources for L1Topo. They are providing trigger object data, "TOBs", to L1Topo via optical fibre bundles. Another source of trigger objects is the ATLAS muon trigger subsystem.

L1Topo is a set of ATCA modules, operated in a single ATCA shelf, compliant with ATLAS and L1Calo standards. Real-time data are received via optical fibres exclusively. L1Topo runs a large number of concurrent and independent algorithms on the input data, to derive a number of trigger bits, typically one result bit and one overflow bit per algorithm. The result bits are forwarded to the Central Trigger Processor, which correlates these bits with further trigger and machine data to generate Level-1 Trigger and associated data words, to be transmitted back to the detector. Outputs to CTP are available via electrical and optical data paths.

The non-real-time data paths of L1Topo are basically identical to the L1Calo modules built for Phase-1: data are sent into the readout and the 2<sup>nd</sup> level Trigger via L1Calo RODs over the backplane of the ATCA shelf. Control and global timing are accomplished via the backplane as well. To that end L1Calo communicates with two hub/ROD modules located in dedicated slots of the L1Topo shelf.

The Phase-1 Level-1 trigger system and the role of L1Topo within the Level1Calo system is described elsewhere in detail. Material on current Phase-0 L1Topo construction and performance is available as well.

## 4 Functionality

Figure 1 shows a block diagram of the L1Topo. The various aspects of L1Topo functionality are described in detail below. Implementation details are given in section 5.




Figure 1. A block diagram of the L1Topo module.

### 4.1 Real-Time Data Path

ATCA Backplane zone 3 of L1Topo is used for real-time data transmission. The input data enter L1Topo optically through the backplane. The fibres are fed via four blind-mate backplane connectors that carry 48 fibres each. The optical signals are converted to electrical signals in 12-fibre receivers. For reason of design density miniPOD receivers are used. The electrical highspeed signals are routed into two FPGAs, where they are de-serialized in MGT receivers; the parallel data are presented to the FPGA fabric. The two FPGAs operate on their input data independently and in parallel. High bandwidth, low latency parallel data paths allow for real-time communication between the two processors. The signal results are transmitted towards the CTP on both optical fibres and electrical cables. The electrical signals are routed via an extension mezzanine module.

*X or 72 ?!*  
*total 240*



# ⑦ input data rates

## 148 4.1.1 Input Data

149 L1Topo will receive the topological output data of the sliding window processors from  
150 L1Calo and data from the L1Muon system. The data format transmitted into L1Topo  
151 comprises of TOB data (Trigger Object data) for jets, clusters and muons. The data will  
152 consist of a description of the position of an object (jet, e/m cluster, tau and muons) along  
153 with some qualifying information, like the energy sum within the object.

## 154 4.1.2 Algorithms

*does that justify new Topos?*

155 Due to the large amount of logic resources in the chosen FPGAs, a significant number of  
156 algorithms is expected to be run on the real-time data in parallel. Most of the algorithms will  
157 be identical or very similar to the once already introduced for Run-2. In addition, a few new  
158 algorithms will be added.

## 159 4.1.3 Data Sharing

160 Topology data are processed in two FPGAs. There is no data duplication implemented at  
161 PCB level. The two processors can communicate via a parallel bus to get access to data that  
162 cannot be received directly via the multi-gigabit links. Though according to the device data  
163 sheets higher data rates should be possible, a maximum bit rate of 1Gb/s per differential pair  
164 is anticipated for the inter-FPGA link. That will limit parallel connectivity to 238 Gb/s of  
165 aggregate bandwidth. This would correspond to 24238 bits per BX (5712 bits) which allow  
166 for sharing more than 250 generic trigger objects (TOBs).  
167 This is more than the outputs of all of the sort trees combined.

*checked?  
acc. to current Topos?*

## 168 4.1.4 Output

169 The real-time output data of the L1Topo to the CTP consist of individual bits indicating  
170 whether a specific algorithm passed or not plus an overflow bit. The resulting trigger data are  
171 expected to exhibit a rather small volume. They will be transmitted to CTP optically or  
172 electrically. A single fibreoptical ribbon connection per processor FPGA, running through the  
173 front panel of the module is provided for this purpose. A mezzanine board will be required to  
174 interface L1Topo to the CTPCORE module electrically via 32 LVDS signals at low latency.

*decided already?*

## 175 4.2 Error Handling

*upstream processors*

176 The data received by the L1Topo from the Calorimeters are accompanied by a CRC code.  
177 This is checked in the Processor FPGAs, immediately after the data are converted from serial,  
178 multi-Gb/s streams into parallel data. If an error is detected, the following actions are  
179 performed:

- 180 • All data to which a detected error pertains are suppressed (i.e. set to zero) on the real-time  
181 path. They are passed to the readout path as received.
- 182 • The Error Check Result for the current clock cycle is formed from the 'OR' of all error  
183 checks for the current bunch crossing.

*all sources are counted individually (for all) and then comp results are available to the module control subsystem*

discuss before want?  
9

- 184 • The Input Error Count is incremented for any clock cycle where there is at least one error  
185 in any input channel.
- 186 • A bit is set in the Input Error Latch for any channel that has seen an error. These bits  
187 remains set until cleared by an IPBus command.
- 188 • The global Input Error bit is formed from the 'OR' of all bits in the Input Error Latch.  
189 The Error Check Result, Input Error Count, Input Error Latch and Input Error bit can all be read via  
190 IPBus. A single IPBus command is provided to clear all of these registers. The Error Check Result  
191 and Input Error Count are included in the readout data for the current bunch crossing. The L1Topo  
192 does not generate any other external error signal, so data monitoring or regular hardware scanning  
193 must detect an error condition.

fact

### 194 4.3 Latency

195 A breakdown of the estimated latency of the real-time path of the L1Topo is given in the  
196 ATLAS TDAQ System Phase-1 Upgrade Technical Design Report [1.1].

### 197 4.4 Readout Data Path

198 On receipt of an L1A signal, the L1Topo provides data to a number of systems: in Run 3, it  
199 provides RoI data to Level-2; in Run 4, it provides RoI data to L1Track and L1Calo (the  
200 L1Topo being part of L1Calo in Run 4); in both Run 3 and Run 4, it provides data to the  
201 DAQ system. Collectively, these data are referred to here as readout data.

R3  
data?

202 The L1Topo outputs a single stream of readout data, which contains the superset of the data  
203 required by all of the downstream systems. In Run 3, these data are transmitted across the  
204 crate backplane to a ROD. In Run 4, there are two RODs per crate and the L1Topo transmits  
205 identical readout data to both RODs. It is the RODs that are responsible for formatting the  
206 data as required by the downstream systems, and handling the multiple interfaces.

still  
true?

207 For each event that is accepted by the Level-1 trigger, the L1Topo can send three types of  
208 data to the readout path: final TOBs, expanded TOBs (XTOBs) and input data. The final  
209 TOBs are copies of those transmitted to L1Topo. In normal running mode these are the only  
210 data read out. The XTOBs are words that contain more information about trigger candidates  
211 than can be transmitted on the real-time data path. They are extracted from the real-time path  
212 before the merging process and therefore, as merging may reduce the number of TOBs, the  
213 number of XTOBs may be larger than the number of TOBs. To minimise the amount of  
214 readout data generated, XTOBs are not normally read out. However, this functionality can be  
215 enabled via the slow control interface. This cannot be done dynamically for individual events.

trigger processors

216 The input data comprise all data received from the calorimeters. They are copied from the  
217 real-time path after serial-to-parallel conversion and after the CRC word has been checked.  
218 There are a number of programmable parameters, set via slow control, that determine which  
219 input data are read out. These are as follows.

- 220 • The Input Readout mode: by default, only input data from fibres that have generated an  
221 error are read out. However, the readout of data received without error can also be  
222 enabled.

XTOBs: internal data of algos? remove?




do we want the  
✓ Model?

- The Input Channel Mask: the read out of individual channels of input data, from individual FPGAs, can be disabled. A channel here means the data received at an FPGA from one fibre. In total, a Processor FPGA on the L1Topo receives up to 104 channels of input data. However, many of these data are redundant copies, created because of the need to fan out data between the FPGAs. The Input Channel Mask provides a way of stripping redundant channels from the L1Topo readout. It also allows data from permanently broken links to be excluded from the readout process.
- The Input Readout Veto: this veto is asserted for a programmable period (0-256 ticks) after the read out of any Input Data. It provides a means of pre-scaling the amount of Input data read out, preventing it from overwhelming the readout path.

is it able  
to synch  
every FPGAs / modules?

The mechanism for capturing readout data is illustrated in Figure 2. For every bunch crossing all input data, intermediate and final TOB data are copied from the real-time path and written to scrolling, dual-port memories. They are read from these memories after a programmable period, of up to 3  $\mu$ s. At this point they are selected for readout if they meet both of the following criteria: an L1A pertaining to them is received, and they are enabled for readout by the control parameters described above. Otherwise, they are discarded.



**Figure 2. A functional representation of the L1Topo readout logic.**

For each L1A, data from a time frame, programmable via control parameters, can be read out. The selection of data for read out is a synchronous process with a fixed latency, and it is the period for which data are held in the scrolling memories that determines the start point of this time frame. The correct value must be determined when commissioning L1Calo (it should correspond to the period from when the data are copied into the scrolling memories, to when an L1A pertaining to those data is received at the L1Topo, plus or minus any desired offset in the time frame). The L1Topo hardware allows the read out of overlapping time frames. At low rates (including everything before Run 4) the L1Topo does not expect to read out overlapping time frames, still the firmware will be able to provide this if required. At high rates, the read out of overlapping time frames will be more likely, but the frame length and trigger rate will need to be controlled carefully to prevent buffer overflow.

???

It is possible that for a BC there will be no TOB data (or XTOB data when enabled) to be captured. In such cases a control word is inserted into the readout path to indicate this. This word, which is used for flow-control, is internal to the L1Topo; it is not passed to the ROD.