Current MGT status

- Work on Top-Level-VHDL module with instantiated MGTs and connected algorithms

- C++ based instantiation and mapping of MGTs in development

- Currently also busy with BERT on AVAGO-MINIPOD mezzanine board based on Wojciechs format

RX
(SIPO)

algorithms

TX
(PISO)