

1
2
3
4
5
6
7
8
9
10
11
12
13

Technical Specification

ATLAS Level-1 Calorimeter Trigger Upgrade

Topology Processor (L1Topo)

Katharina Bierwagen, Uli Schäfer

Draft

Version: 0.0

27 March 2017

14 **Table of Contents**

15 **1 Related Documents 3**

16 **2 Conventions 3**

17 **3 Introduction 4**

18 **4 Functionality 5**

19 **4.1 Real-Time Data Path.....Fehler! Textmarke nicht definiert.**

20 4.1.1 Input Data 5

21 4.1.2 Algorithms..... 6

22 4.1.3 Data Sharing..... 6

23 4.1.4 Output..... 6

24 **4.2 Error Handling..... 5**

25 **4.3 Latency 6**

26 **4.4 Readout Data Path 6**

27 **4.5 TTC and Clock..... 7**

28 **4.6 Slow Control and Configuration 7**

29 **4.7 Commissioning and Diagnostic Facilities 7**

30 **4.8 Environmental Monitoring 8**

31 **4.9 ATCA form factor..... 8**

32 **5 Implementation..... 8**

33 **5.1 Modular Design..... 8**

34 **5.2 Input Data Reception 8**

35 **5.3 Processor FPGA 9**

36 **5.4 Controler FPGAFehler! Textmarke nicht definiert.**

37 **5.5 Clocking 10**

38 **5.6 High-Speed signals on the PCB 11**

39 **5.7 FPGA configuration 11**

40 **5.8 The IPM Controller 12**

41 **5.9 Power Management..... 12**

42 **5.10 Front-panel Inputs and Outputs..... 13**

43 **5.11 Rear-panel Inputs and Outputs 13**

44 5.11.1 ATCA Zone 1 13

45 5.11.2 ATCA Zone 2 14

46 5.11.3 ATCA Zone 3 15

47 **5.12 LEDs..... 15**

48 **5.13 Instrument Access Points..... 16**

49 5.13.1 Set-Up and Control Points..... 16

50 5.13.2 Signal Test Points 16

51 5.13.3 Ground Points 16

52 **5.14 Floor plan..... 16**

53 **6 Front-Panel Layout 18**

54 **7 Glossary 18**

55	8 Document History	20
56	9 Interfaces	20
57	9.1 Internal Interfaces	20
58	9.2 External Interfaces	20
59	10 Data formats	20
60	10.1 Input Data	20
61	10.2 Real-Time Output Data	21
62	10.3 Readout Data	22
63		

64 **1 Related Documents**

- 65 [1.1] ATLAS TDAQ System Phase-I Upgrade Technical Design Report,
66 CERN-LHCC-2013-018, <http://cds.cern.ch/record/1602235/files/ATLAS-TDR-023.pdf>
- 67 [1.2] L1Calo Phase-I Hub Specification
- 68 [1.3] L1Calo Phase-I ROD specification
69 (https://twiki.cern.ch/twiki/pub/Atlas/LevelOneCaloUpgradeModules/Hub-ROD_spec_v0_9.pdf)
70
- 71 [1.4] L1Calo Phase-I eFEX Specification
72 (https://twiki.cern.ch/twiki/pub/Atlas/LevelOneCaloUpgradeModules/eFEX_spec_v0.2.pdf)
73
- 74 [1.5] L1Calo Phase-I jFEX Specification ()
- 75 [1.6] L1Calo Phase-I gFEX Specification ()
- 76 [1.7] L1Calo Phase-I Optical Plant Specification
- 77 [1.8] ATCA Short Form Specification, http://www.picmg.org/pdf/picmg_3_0_shortform.pdf
- 78 [1.9] PICMG 3.0 Revision 3.0 AdvancedTCA Base Specification, *access controlled*,
79 <http://www.picmg.com/>
- 80 [1.10] L1Calo High-Speed Demonstrator report
81 (https://twiki.cern.ch/twiki/pub/Atlas/LevelOneCaloUpgradeModules/HSD_report_v1.0_2.pdf)
82
- 83 [1.11] Development of an ATCA IPMI controller mezzanine board to be used in the ATCA
84 developments for the ATLAS Liquid Argon upgrade,
85 <http://cds.cern.ch/record/1395495/files/ATL-LARG-PROC-2011-008.pdf>

86 **2 Conventions**

87 The following conventions are used in this document.

88 A programmable parameter is defined as one that can be altered by slow control, for example,
89 between runs, not on an event by event basis. Changing such a parameter does not require a
90 re-configuration of any firmware.

91 Where multiple options are given for a link speed, for example, the readout links of the
92 L1Topo are specified as running up to 10 Gb/s, this indicates that the link speed has not yet
93 been fully defined. Once it is defined, that link will use a single speed. All links on the
94 L1Topo will run at a fixed speed in the final system, but not all at the same.

95 In accordance with the ATCA convention, a crate of electronics here is referred to as a shelf.

96 **3 Introduction**

97 This document describes the specifications for the upgrade of the Level-1 topology processor
98 module (L1Topo) of the ATLAS Level-1 Calorimeter Trigger Processor (L1Calo) [1.1]. A
99 L1Topo processor has initially been introduced into the ATLAS trigger for Phase-0 during
100 Run-2 to improve trigger performance by correlating trigger objects (electromagnetic
101 clusters, jets, muons) and global quantities.

102 The new L1Topo will be installed in L1Calo during the long shutdown LS2, as part of the
103 Phase-1 upgrade, and it will operate during Run 3. It is built to be forward compatible and
104 may remain in the system after the Phase-2 upgrade in LS3, being operated in Run-4 as
105 L1Topo or L0Topo, dependent on the eventual trigger architecture in Phase-2.

106 The ATLAS Phase-1 Level-1 Trigger system comprises eFEX, jFEX, and gFEX subsystems
107 as calorimeter data sources for L1Topo. They are providing trigger object data, “TOBs”, to
108 L1Topo via optical fibre bundles. Another source of trigger objects is the ATLAS muon
109 trigger subsystem.


110 L1Topo is a set of ATCA modules, operated in a single ATCA shelf, compliant with ATLAS
111 and L1Calo standards. Real-time data are received via optical fibres exclusively. L1Topo
112 runs a large number of concurrent and independent algorithms on the input data, to derive a
113 number of trigger bits, typically one result bit and one overflow bit per algorithm. The result
114 bits are forwarded to the Central Trigger Processor, which correlates these bits with further
115 trigger and machine data to generate Level-1 Trigger and associated data words, to be
116 transmitted back to the detector. Outputs to CTP are available via electrical and optical data
117 paths.

118 The non-real-time data paths of L1Topo are basically identical to the L1Calo modules built
119 for Phase-1: data are sent into the readout and the 2nd level Trigger via L1Calo RODs over
120 the backplane of the ATCA shelf. Control and global timing are accomplished via the
121 backplane as well. To that end L1Calo communicates with two hub/ROD modules located in
122 dedicated slots of the L1Topo shelf.

123 The Phase-1 Level-1 trigger system and the role of L1Topo within the Level1Calo system is
124 described elsewhere in detail. Material on current Phase-0 L1Topo construction and
125 performance is available as well.

126 4 Functionality

127 Figure 1 shows a block diagram of the L1Topo. The various aspects of L1Topo functionality
128 are described in detail below. Implementation details are given in section 5.



129

130

Figure 1. A block diagram of the L1Topo module.

131 4.1 Real-Time Data Path

132 ATCA Backplane zone 3 of L1Topo is used for real-time data transmission. The input data
133 enter L1Topo optically through the backplane. The fibres are fed via four blind-mate
134 backplane connectors that carry 48 or 72 fibres each. The optical signals are converted to
135 electrical signals in 12-fibre receivers. For reason of design density miniPOD receivers are
136 used. The electrical highspeed signals are routed into two FPGAs, where they are de-
137 serialized in
138 MGT receivers; the parallel data are presented to the FPGA fabric. The two FPGAs operate
139 on their input data independently and in parallel. High bandwidth, low latency parallel data
140 paths allow for real-time communication between the two processors. The signal results are
141 transmitted towards the CTP on both optical fibres and electrical cables. The electrical signals
142 are routed via an extension mezzanine module.

143 4.1.1 Input Data

144 L1Topo will receive the topological output data of the sliding window processors from
145 L1Calo and data from the L1Muon system. The data format transmitted into L1Topo
146 comprises of TOB data (Trigger Object data) for jets, clusters and muons. The data will
147 consist of a description of the position of an object (jet, e/m cluster, tau and muons) along
148 with some qualifying information, like the energy sum within the object.

149 **4.1.2 Input Data Rates**

150 **4.1.3 Algorithms**

151 Due to the large amount of logic resources in the chosen FPGAs, a significant number of
152 algorithms is expected to be run on the real-time data in parallel. Most of the algorithms will
153 be identical or very similar to the once already introduced for Run-2. In addition, plenty of
154 new and more complex algorithms can be added.

155 **4.1.4 Data Sharing**

156 Topology data are processed in two FPGAs. There is no data duplication implemented at
157 PCB level. The two processors can communicate via a parallel bus to get access to data that
158 cannot be received directly via the multi-gigabit links. Though according to the device data
159 sheets higher data rates should be possible, a maximum bit rate of **xxx** Gb/s per differential
160 pair is anticipated for the inter-FPGA link. That will limit parallel connectivity to **xxx** Gb/s of
161 aggregate bandwidth. This would correspond to **xxx** bits per BX (**xxx** bits) which allow for
162 sharing more than 250 generic trigger objects (TOBs) according to the current L1Topo.
163 This is more than the outputs of all of the sort trees combined.

164 **4.1.5 Output**

165 The real-time output data of the L1Topo to the CTP consist of individual bits indicating
166 whether a specific algorithm passed or not plus an overflow bit. The resulting trigger data are
167 expected to exhibit a rather small volume. They will be transmitted to CTP optically or
168 electrically. A single fibreoptical ribbon connection per module that carry 48 fibres, running
169 through the front panel of the module is provided for this purpose. A mezzanine board will be
170 required to interface L1Topo to the CTPCORE module electrically via 32 LVDS signals at
171 low latency.

172 **4.2 Error Handling**

173 Errors will be monitored and the error counter will be incremented for any clock cycle where
174 there is at least one error in any input channel. Afterwards the error flags will be set back to
175 0. Detailed information of the specific error will be stored in expert registers.

176 **4.3 Latency**

177 A breakdown of the estimated latency of the real-time path of the L1Topo is given in the
178 ATLAS TDAQ System Phase-1 Upgrade Technical Design Report [1.1] .

179 **4.4 Readout Data Path**

180 A detailed description of the readout data path is given in **xxx**.

181 4.5 TTC and Clock

182 TTC signals are received in the L1Topo shelf in the Hub-ROD module. There, the clock is
183 recovered and commands are decoded, before being re-encoded using a local protocol (to be
184 defined). This use of a local protocol allows the TTC interface of the shelf to be upgraded
185 without any modification of the L1Topo modules.

186 The L1Topo module receives the clock and TTC commands from the Hub-ROD via the
187 ATCA backplane. It receives the clock on one signal pair and the commands on a second (see
188 section 5.10 for details).

189 4.6 Slow Control and Configuration

190 An IPBus interface is provided for high-level, functional control of the L1Topo. This allows,
191 for example, algorithmic parameters to be set, modes of operation to be controlled and spy
192 memories to be read.

193 IPBus is a protocol that runs over Ethernet to provide register-level access to hardware. Here,
194 it is run over a 1000BASE-T Ethernet port, which occupies one channel of the ATCA Base
195 Interface. On the L1Topo there is a local IPBus interface in every FPGA, plus the IPMC.
196 These interfaces contain those registers that pertain to that device. The Merger FPGA
197 implements the interface between the L1Topo and the shelf backplane, routing IPBus packets
198 to and from the other devices as required. The Merger FPGA also contains those registers
199 which control or describe the state of the module as a whole. For those devices such as
200 MiniPODs, which have an I²C control interface, an IPBus-I²C bridge is provided.

201 4.7 Commissioning and Diagnostic Facilities

202 To aid in module and system commissioning, and help diagnose errors, the L1Topo can be
203 placed in Playback Mode (via an IPBus command). In this mode, real-time input data to the
204 L1Topo are ignored and, instead, data are supplied from internal scrolling memories. These
205 data are fed into the real-time path at the input to the feature-extracting logic, where they
206 replace the input data from the calorimeters.

207 Optionally, the real-time output of the L1Topo can also be supplied by a scrolling memory. It
208 should be noted that, in this mode, the L1Topo will process data from one set of memories,
209 but the real-time output will be supplied by a second set of memories. Depending on the
210 content of these memories, this may result in a discrepancy between the real-time and readout
211 data transmitted from the L1Topo.

212 In Playback Mode the use of the input scrolling memories is mandatory, the use of the output
213 scrolling memories is optional, and it is not possible to enable Playback Mode for some
214 channels but not others. Playback Mode is selected, and the scrolling memories loaded, via
215 the slow control interface. The scrolling memories are 256 words in depth.

216 In addition to the above facility, numerous flags describing the status of the L1Topo can be
217 read via the slow control interface (see section **Fehler! Verweisquelle konnte nicht**
218 **gefunden werden.**). Access points are also provided for signal monitoring, boundary
219 scanning and the use of proprietary FPGA tools such as ChipScope and IBERT.

220 **4.8 Environmental Monitoring**

221 The L1Topo monitors the voltage and current of every power rail on the board. It also
222 monitors the temperatures of all the FPGAs, of the MiniPOD receivers and transmitters, and
223 of other areas of dense logic. Where possible, this is done using sensors embedded in the
224 relevant devices themselves. Where this is not possible, discrete sensors are used.

225 The voltage and temperature data are collected by the L1Topo IPMC, via an I²C bus. From
226 there, they are transmitted via IPBus to the ATLAS DCS system. The L1Topo hardware also
227 allows these data to be transmitted to the DCS via IPMB and the ATCA Shelf Controller, but
228 it is not foreseen that ATLAS will support this route.

229 If any board temperature exceeds a programmable threshold set for that device, IPMC powers
230 down the board payload (that is, everything not on the management power supply). The
231 thresholds at which this function is activated should be set above the levels at which the DCS
232 will power down the module. Thus, this mechanism should activate only if the DCS fails.
233 This might happen, for example, if there is a sudden, rapid rise in temperature to which the
234 DCS cannot respond in time.

235 **4.9 ATCA form factor**

236 The L1Topo is an ATCA module, conforming to the PICMG® 3.0 Revision 3.0
237 specifications.

238 **5 Implementation**

239 The description of the implementation is based on L1Topo modules in the central region.
240 Details of the implementation differ on modules covering the outer regions, due to changes in
241 the input data granularity and the η coverage.

242 **5.1 Modular Design**

243 **5.2 Input Data Reception**

244 The L1Topo receives data from the calorimeters via optical fibres. Each fibre carries data
245 from an area of 0.4×0.4 (η , ϕ). In order to cover an area as described in section 5.1, a single
246 L1Topo module must receive data on up to 192 fibres. Two modules require up to 16
247 additional links, carrying the data from the Tile-HEC overlap, making a total of 208.

248 The input fibres to the L1Topo are organised into 18 ribbons of 12 fibres each. They are
249 routed to the L1Topo via the rear of the ATCA shelf, where a rear transition module provides
250 mechanical support. Optical connections between the fibres and the L1Topo are made by up
251 to four 72-way Multi-fibre Push-On/Pull-Off (MPO) connectors, mounted in Zone 3 of the
252 ATCA backplane. These connectors allow the L1Topo to be inserted into, and extracted
253 from, the shelf without the need to handle individual ribbon connections.

254 On the L1Topo side of the MPO connectors, 18 optical ribbons (each comprising 12 fibres)
255 carry the signals to 18 Avago MiniPOD receivers. These perform optical to electric
256 conversion. They are mounted on board, around the Processor FPGAs, to minimise the length
257 of the multi-Gb/s PCB tracks required to transmit their output. If the positioning on the PCB
258 does not allow using MiniPODs, the smaller MicroPODs are used instead.

259 Each of the received signals is transmitted to two of the four Processor FPGAs. The
260 Processor FPGA, which has a core region that covers the region in ϕ from which the data on a
261 fibre is originated, receives the incoming signal. The data is retransmitted to one of the
262 neighbouring Processor FPGAs via “PMA loopback”. Once the signal has been received by
263 the FPGA and equalisation has been performed, but before the signal has been decoded, it is
264 sent from the high-speed receiver to the paired high-speed transmitter. There is a latency
265 penalty of >25 ns and some degradation of signal quality associated with this method. The
266 L1Topo must therefore handle upwards of 416 multi-Gb/s signals.

267 5.3 Processor FPGA

268 There are four Processor FPGAs on the L1Topo. The functionality they implement can be
269 grouped into real-time, readout and slow-control functions. All Processor FPGAs on a
270 L1Topo module have the same functionality. The differences between the Processor FPGAs
271 on different modules are caused by the varying core areas covered by a certain module and
272 are implemented via different firmwares.

273 Every Processor FPGA performs the following real-time functions.

- 274 • It receives, from MiniPOD optical receivers, up to 104 inputs of serial data at
275 12.8 Gb/s and additional data for the extended environment from neighbouring FPGAs on
276 1Gb/s differential links. These carry data from the calorimeters, from an environment of
277 2.8×3.6 (3.9×3.6 in forward region).
- 278 • It applies the feature-identification algorithms described in section 4.1.2 to the
279 calorimeter data, to identify and characterise jet and τ objects and calculate global values.
- 280 • For each jet and τ object found, it produces a TOB, as described in section **Fehler!**
281 **Verweisquelle konnte nicht gefunden werden.**
- 282 • It prioritises the TOBs, and if the number it has found exceeds the number that can be
283 transmitted to the Merger FPGA in one BC, the excess TOBs are suppressed.
- 284 • It transmits its TOB results to the Merger FPGA via 48 differential signal pairs at a
285 bandwidth of 1Gb/s per pair.

286 Each Processor FPGA can process a core area of calorimeter data of 0.8×1.6 (2.9×1.6 in
287 the forward regions). The differences between the modules depending on their covered η
288 range are implemented via firmware. The hardware is the same for all modules.

289 On the readout path (described in section 4.1), each Processor FPGA performs the following
290 functions.

- 291 • The Processor FPGA records the input data and the TOBs generated on the real-time path
292 in scrolling memories, for a programmable duration of up to 3 μ s.

- 293 • On receipt of an L1A, it writes data from the scrolling memories to the FIFOs, for a
294 programmable time frame. This is only done for those data enabled for readout by the
295 control parameters.
- 296 • The Processor FPGA transmits data from the readout FIFOs to the Merger FPGA, via a
297 12.8GB/s MGT link.

298 For slow control and monitoring, each Processor FPGA contains a local IPBus interface,
299 which provides access to registers and RAM space within the FPGAs.

300 The Processor FPGA is a Xilinx XCVU190. The dominant factor in the choice of device is
301 the available number of multi-Gb/s receivers, low latency parallel links and logic resources.

302 Of the 120 high speed links available in the XCVU190, depending on the covered η range, 80
303 to 104 are used. The spare resources can be used for slow control functions, to further reduce
304 the required number of parallel links.

305 Regarding general-purpose I/O, of the 448 pins available 408 pins can be used for differential
306 links. A maximum of 96 are required to transport real-time output data, 84 are required to
307 transmit/receive pile-up sums, 56 are required to transmit/receive additional data from the
308 extended environment, 50 are planned for slow control functions. The remaining 122 pins are
309 left for spare resources. In case of a latency penalty at high bit rates, these spare resources can
310 be used to decrease the transmission speed on latency critical connections. Up to 96
311 additional pins are required if different data are to be sent to the two FPGAs on an L1Topo
312 module.

313 5.4 Clocking

314 There are two types of clock sources on L1Topo: on-board crystal clocks and the LHC TTC
315 clock, received from the ATCA backplane. These clock sources are fed via the clocking
316 circuitry to five FPGAs. The 40.08MHz TTC clock has too much jitter to drive multi-Gb/s
317 links directly. A PLL chip is therefore used to clean up the jitter on this clock. From the input
318 of 40.08 MHz the PLL chip can generate clocks of frequency $n \times 40.08$ MHz within a certain
319 range. This flexibility allows the multi-Gb/s links on the L1Topo to be driven at a large range
320 of different rates. The TI CDCE62005 has been tested and verified on the High-Speed
321 Demonstrator [1.10] and thus is considered an option for the L1Topo. Another option is the
322 Si5326 which is currently used on the L1Topo.

323 To facilitate standalone tests of the high-speed serial links on the L1Topo, an on-board
324 crystal clock of 40.08MHz is also provided.

325 The reference clocks for the MGTs on both the Processor FPGAs and the Merger FPGA are
326 driven by PLL chips. The readout links will probably run at a slower speed than the real-time
327 links, as they are copper links over an ATCA backplane. Therefore, the readout links and
328 real-time links are driven with separate PLL chips.

329 A 125MHz crystal clock is provided for the Merger FPGA for its Gigabit Ethernet interface
330 to the shelf IPBus network. On the L1Topo, the protocol between the IPBus master (in the
331 Merger FPGA) and the IPBus slaves (in the other FPGAs) runs using this clock. Hence, the
332 L1Topo module control function over IPBus is independent from the TTC clock domain.

333 The 40.08MHz clock and its multiples (e.g. 160.32MHz or 320.64MHz) from a PLL chip are
334 also connected to the global clock inputs of all the Processor FPGAs and the Merger FPGA.

335 **5.5 High-Speed signals on the PCB**

336 The L1Topo is a very high-speed and very high-density ATCA module, which has about 450
337 optical fibre links running at a speed of 12.8Gb/s, and many copper links running up to
338 12.8Gbps over the backplane. In addition, the tight ATLAS L1Calo latency margin requires
339 hundreds of parallel links running at up to 1Gb/s between FPGAs for results merging and
340 data sharing on the L1Topo.

341 Signal integrity is a big challenge for the L1Topo design. The designing will be accompanied
342 by detailed PCB simulations.

343 **5.6 FPGA configuration**

344 The L1Topo houses five big FPGAs: four Processor FPGAs and the Merger FPGA. The
345 configuration of these FPGAs is done using a small device (microcontroller or another
346 FPGA). This device contains an integral flash memory from which it loads its configuration
347 data on power up. (These data are downloaded to this memory during commissioning of the
348 L1Topo, via the JTAG Boundary Scan port.) In case an additional FPGA is used as the
349 Configurator, the firmware loaded into the Configurator is Xilinx System ACE *SD Controller*
350 IP. Once configured it becomes a System ACE controller, responsible for the configuration
351 process of the other FPGAs on the L1Topo. It initiates this process as soon as it, itself, is
352 configured.

353 The configuration data for the five FPGAs are stored on the L1Topo in a micro SD flash card.
354 They are stored as collections of firmware, where one collection comprises one firmware load
355 for each FPGA on the L1Topo, excluding the Configurator. Up to eight firmware collections
356 can be stored on the L1Topo and handled by the Configurator. The collections are
357 enumerated and by default collection zero is loaded into the FPGAs. This choice can be over-
358 written by IPBus. Currently, only two firmware collections are foreseen for the L1Topo: the
359 normal, running-mode firmware and a diagnostic collection. Extra capacity for a further six
360 collections is spare. The configuration data stored in the micro flash SD card can be updated
361 via IPBus.

362 Re-configuration of the FPGAs can be initiated via IPBus and via the low-level management
363 IPMI bus. The Configurator must be re-configured separately from the other FPGAs, which
364 must be re-configured as a group. As the IPBus interface is implemented in the Merger
365 FPGA, and the firmware of the Merger FPGA can be updated over IPBus, it is possible, by
366 uploading bad firmware, to place the L1Topo in a non-working state from which it cannot be
367 recovered via IPBus. For this reason a firmware collection that is known to work should
368 always be kept in the micro flash SD. This ensures it is always possible to restore the L1Topo
369 to a working state via the IPMI bus.

370 **5.7 The IPM Controller**

371 For the purposes of monitoring and controlling the power, cooling and interconnections of a
372 module, the ATCA specification defines a low-level hardware management service based on
373 the Intelligent Platform Management Interface standard (IPMI). The Intelligent Platform
374 Management (IPM) Controller is that portion of a module (in this case, the L1Topo) that
375 provides the local interface to the shelf manager via the IPMI bus. It is responsible for the
376 following functions:

- 377 • interfacing to the shelf manager via dual, redundant Intelligent Platform Management
378 Buses (IPMBs), it receives messages on all enabled IPMBs;
- 379 • negotiating the L1Topo power budget with the shelf manager and powering the Payload
380 hardware only once this is completed (see section 5.8);
- 381 • managing the operational state of the L1Topo, handling activations and deactivations,
382 hot-swap events and failure modes;
- 383 • implementing electronic keying, enabling only those backplane interconnects that are
384 compatible with other modules in shelf, as directed by the shelf manager;
- 385 • providing to the Shelf Manager hardware information, such as the module serial number
386 and the capabilities of each port on backplane;
- 387 • collecting, via an I²C bus, data on voltages and temperatures from sensors on the L1Topo,
388 and sending these data, via IPBus, to the Merger FPGA;
- 389 • driving the ATCA-defined LEDs.

390 The L1Topo uses the IPMC mezzanine produced by LAPP as the IPM Controller [1.11] . The
391 form factor of this mezzanine is DDR3 VLP Mini-DIMM.

392 **5.8 Power Management**

393 With regard to power, the hardware on the L1Topo is split into two domains: Management
394 hardware and Payload hardware. The Management hardware comprises the IPM Controller
395 plus the DC-DC converters and the non-volatile storage that this requires. By default, on
396 power up, only the Management hardware of the L1Topo is powered (drawing no more than
397 10 W), until the IPM Controller has negotiated power-up rights for the Payload hardware
398 with the shelf manager. This is in accordance with the ATCA specification. However, via a
399 hardware switch it is also possible to place the L1Topo in a mode where the Payload logic is
400 powered without waiting for any negotiation with the shelf controller. This feature, which is
401 in violation of the ATCA specification, is provided for diagnostic and commissioning
402 purposes.

403 On power-up of the Payload hardware, the sequence and timing with which the multiple
404 power rails are turned on can be controlled by the IPM Controller. Alternatively, by setting
405 hardware switches, these rails can be brought up in a default sequence defined by resistor-
406 capacitor networks on the module.

407 Excluding the optional exception noted above, the L1Topo conforms to the full ATCA
408 PICMG® specification (issue 3.0, revision 3.0), with regard to power and power
409 management. This includes implementing hot swap functionality, although this is not
410 expected to be used in the trigger system.

411 Power is supplied to the L1Topo on dual, redundant -48V DC feeds. Two Emerson ATC250
412 (or similar) convertors accept these feeds and provide a power supply of 3.3 V to the
413 Management hardware, and a supply of 12V to the Payload hardware. This 12V supply is
414 stepped down further, by multiple switch-mode regulators, to supply the multiplicity of
415 voltages required by the payload hardware.

416 For the power supplies to the FPGA multi-Gigabit transceivers, the PCB design guidelines
417 and noise requirements specified in the UltraScale Series FPGAs GTH Transceiver User
418 Guide (UG576) and GTY Transceiver User Guide (UG578) will be observed.

419 **5.9 Front-panel Inputs and Outputs**

420 The following signals are, or can be, input to the L1Topo via the front panel.

- 421 • Auxiliary clock. This input allows the L1Topo to be driven by an external 40 MHz clock,
422 in the absence of a suitable clock on the backplane. The optimum physical form factor for
423 the signal is to be identified.

424

425 The following bi-directional control interfaces are available on the front panel. See section
426 5.12 for the use of these interfaces.

- 427 • JTAG Boundary Scan. The optimum physical form factor for this interface is to be
428 identified.
- 429 • 1G Ethernet socket.

430 **5.10 Rear-panel Inputs and Outputs**

431 **5.10.1 ATCA Zone 1**

432 This interface is configured according to the ATCA standard. The connections include

- 433 • dual, redundant -48V power supplies,
- 434 • hardware address,
- 435 • IPMB ports A and B (to the Hub module),
- 436 • shelf ground,
- 437 • logic ground.

438 Figure 2 shows the backplane connections between the L1Topo and the Hub module, which
439 are located in Zones 1 and 2 of the ATCA backplane. See the ATCA specification for further
440 details.

441 **5.10.2 ATCA Zone 2**

442 *5.10.2.1 Base Interface*


443 The Base Interface comprises eight differential pairs. Four of these are connected to hub slot
444 one and are used for module control, the other four are connected to hub slot two and are
445 used to carry DCS traffic. Both of these functions are implemented using IPBus, running over
446 1G Ethernet links.

447 *5.10.2.2 Fabric Interface*

448 The Fabric Interface comprises 16 differential signal pairs, eight of which are connected to
449 hub slot one, and eight of which are connected to hub slot two. Those signal pairs connected
450 to hub slot one are used as follows:

- 451 • One signal pair is used to receive the TTC clock.
- 452 • One signal pair is used to receive decoded TTC commands, plus near real-time signals
453 such as ROD busy. The protocol is to be defined. The link speed does not exceed 10 Gb/s.
- 454 • Six signal pairs are used to transmit readout data. The link speed does not exceed 10 Gb/s.
455 Two out of these six signal pairs are used as receivers in standard ATCA backplanes.
456 They are inverted to increase the possible readout bandwidth.

457 Those signal pairs connected to hub slot two are reserved for the same functions as above.
458 Potentially, this allows redundant connections to be made to this hub slot. However, the
459 firmware necessary to drive and receive data to and from the Fabric Interface of hub slot two
460 is undeveloped.



461
 462 **Figure 2. The ATCA backplane connections between the L1Topo and the Hub**
 463 **module.**

464
 465 **5.10.3 ATCA Zone 3**

466 ATCA zone houses four 72-way optical MPO connectors. Three of these house a total of up
 467 to 208 fibres, carrying data from the calorimeters to the L1Topo (see section 5.1). At the rear
 468 of the MPO connectors, optical fibres carry data from the calorimeters to the L1Topo via the
 469 L1Calo Optical Plant. These fibres are supported in the L1Topo shelf by a (passive,
 470 mechanical) rear transition module (RTM). On the L1Topo side of the connectors, fibre
 471 ribbons carry the calorimeter data to MiniPOD receivers, mounted in board. The optical
 472 connections are made on the insertion of the L1Topo into the shelf, and broken on its
 473 extraction. The fourth MPO connector houses fibres, carrying TOB data from the Merger
 474 FPGA to the L1Topo modules.

475 **5.11 LEDs**

476 All LEDs defined in the ATCA specifications are located on the L1Topo front panel. In
 477 addition, further status LEDs are provided on either the front panel or the top side. These
 478 indicate functions like power, Done signals, L1A receipt und further LEDs for diagnostic
 479 purposes for all FPGAs.

480 **5.12 Instrument Access Points**

481 **5.12.1 Set-Up and Control Points**

482 The following interfaces are provided for the set-up, control and monitoring of the L1Topo.
483 They are intended for commissioning and diagnostic use only. During normal operation it
484 should not be necessary to access the L1Topo via these interfaces.

- 485 • The JTAG Boundary Scan port: via this port a boundary scan test can be conducted, all
486 FPGAs on the L1Topo can be configured, the configuration memory of the Configurator
487 can be loaded and the FPGA diagnostic/evaluation tool ChipScope can be run, including
488 for IBERT tests. This port is on the front panel.
- 489 • The 1G Ethernet port: this port provides an auxiliary control interface to the L1Topo,
490 over which IPBus can be run, should there be a problem with, or in the absence of, an
491 IPBus connection over the shelf backplane. It is on the front panel and connected to the
492 Merger FPGA.
- 493 • The RS232 port: this port provides a control interface of last resort, available if all others
494 fail. It is mounted on the top side of the module and connects to the Merger FPGA.
495 Firmware to implement this interface will only be developed if needed.

496 **5.12.2 Signal Test Points**

497 Due to the sensitive nature of multi-Gb/s signals, no test points are provided on PCB tracks
498 intended to carry multi-Gb/s data. If such signals need to be examined, this must be done via
499 firmware. Test points are placed on a selection of those data and control tracks that are not
500 operating at multi-Gb/s.

501 For each FPGA, spare, general-purpose IO pins are routed to headers. Furthermore, spare
502 multi-Gb/s transmitters and receivers are routed to SMA sockets. With appropriate firmware
503 these connections allow internal signals, or copies of data received, to be fed to an
504 oscilloscope, for example, or driven from external hardware.

505 The exact number of test connections, and those signals on which a test point can be placed
506 most usefully, are to be determined during schematic entry.

507 **5.12.3 Ground Points**


508 At least six ground points are provided, in exposed areas on the top side of the module, to
509 allow oscilloscope probes to be grounded.

510 **5.13 Floor plan**

511 Figure 3 shows a preliminary floor plan of the L1Topo module. This will be used as a guide
512 for the layout process; the exact location of components may change as the physical
513 constraints on the layout are better understood.

514 The routing of over 400 signals at multi-Gb/s presents a significant challenge for the design
 515 of the L1Topo PCB. In order to minimise track lengths and routing complexity for these
 516 signals, the Avago MiniPOD receivers are placed around the Processor FPGAs. However,
 517 this creates an additional constraint on the layout: the need to accommodate routing paths for
 518 the fibre-optic ribbons carrying the data to these receivers. To connect the MPO connectors to
 519 the receivers the ribbons need to twist, curve and bypass large heat sinks on the FPGAs. It
 520 can be seen in Figure 3 that large components have been excluded from some areas of the
 521 floor plan, to allow space for the routing of the fibre-optic ribbons.

522 In addition to those components shown in Figure 3, glue logic is placed on the underside of
 523 the module.



524
 525 **Figure 3. A floor plan of the L1Topo, showing a preliminary placement guide.**

526 6 Front-Panel Layout



527

528

Figure 4. Preliminary front panel layout (not to scale).

529 Figure 4 shows a preliminary template for the front panel layout of the L1Topo. Shown are
530 the JTAG port for boundary scanning and FPGA access, an auxiliary Ethernet control port,
531 status LEDs and the ATCA extraction/insertion handles. These components are not drawn to
532 scale.

533 7 Glossary

ATCA	Advanced Telecommunications Computing Architecture (industry standard).
BC	Bunch Crossing: the period of bunch crossings in the LHC and of the clock provided to ATLAS by the TTC, 24.95 ns.
BCMUX	Bunch-crossing multiplexing: used at the input to the CPM, JEM (from Phase 1) and eFEX, this is a method of time-multiplexing calorimeter data, doubling the number of trigger towers per serial link.
CMX	Common Merger Extended Module.
CP	Cluster Processor: the L1Calo subsystem comprising the CPMs.
CPM	Cluster Processor Module.
DAQ	Data Acquisition.
DCS	Detector Control System: the ATLAS system that monitors and controls physical parameters of the sub-systems of the experiment, such as gas pressure, flow-rate, high voltage settings, low-voltage power supplies, temperatures, leakage currents, etc.
ECAL	The electromagnetic calorimeters of ATLAS, considered as a single system.
eFEX	Electromagnetic Feature Extractor.
FEX	Feature Extractor, referring to either an eFEX or L1Topo module or subsystem.
FIFO	A first-in, first-out memory buffer.
FPGA	Field-Programmable Gate Array.
HCAL	The hadronic calorimeters of ATLAS, considered as a single system.
IPBus	An IP-based protocol implementing register-level access over Ethernet for module control and monitoring.

IPMB	Intelligent Platform Management Bus: a standard protocol used in ATCA shelves to implement the lowest-level hardware management bus.
IPM Controller	Intelligent Platform Management Controller: in ATCA systems, that portion of a module (or other intelligent component of the system) that interfaces to the IPMB.
IPMI	Intelligent Platform Management Interface: a specification and mechanism for providing inventory management, monitoring, logging, and control for elements of a computer system. A component of, but not exclusive to, the ATCA standard.
JEM	Jet/Energy Module.
JEP	Jet/Energy Processor: the L1Calo subsystem comprising the JEMs.
L1Topo	Jet Feature Extractor.
JTAG	A technique, defined by IEEE 1149.1, for transferring data to/from a device using a serial line that connects all relevant registers sequentially. JTAG stands for Joint Technology Assessment Group.
L0A	In Run 4, the Level-0 trigger accept signal.
L0Calo	In Run 4, the ATLAS Level-0 Calorimeter Trigger.
L1A	The Level-1 trigger accept signal.
L1Calo	The ATLAS Level-1 Calorimeter Trigger.
LHC	Large Hadron Collider.
MGT	As defined by Xilinx, this acronym stands for Multi-Gigabit Transceiver. However, it should be noted that it denotes a multi-gigabit transmitter–receiver pair.
MiniPOD	An embedded, 12-channel optical transmitter or receiver.
MicroPOD	An embedded, 12-channel optical transmitter or receiver, smaller compared to the MiniPOD.
MPO	Multi-fibre Push-On/Pull-Off: a connector for mating two optical fibres.
PMA	Physical Media Attachment: a sub-layer of the physical layer of a network protocol.
ROD	Readout Driver.
RoI	Region of Interest: a geographical region of the experiment, limited in η and ϕ , identified by the Level-1 trigger (during Run 3) as containing candidates for Level-2 trigger objects requiring further information. In Run 4, RoIs are used in the same between the Level-0 and Level-1 triggers.
Shelf	A crate of ATCA modules.
SMA	Sub-Miniature version A: a small, coaxial RF connector.
Supercell	LAr calorimeter region formed by combining E_T from a number of cells adjacent in η and ϕ .
TOB	Trigger Object.

TTC	The LHC Timing, Trigger and Control system.
XTOB	Extended Trigger Object. A data packet passed to the readout path, contained more information than can be accommodated on the real-time path.

534 8 Document History

Version	Comments
0.0	Internal circulation

535 9 Interfaces

536 9.1 Internal Interfaces

537 9.2 External Interfaces

538 10 Data formats

539 The formats of the data received and generated by the L1Topo have yet to be finalised. Those
540 defined here are working assumptions only.

541 10.1 Input Data

542 The L1Topo modules receive data from the calorimeters on optical fibres. For the region $|\eta| <$
543 2.4

544 Data from the calorimeters are transmitted to the L1Topo as continuous, serial streams. To
545 convert these streams into parallel data, the L1Topo logic must be aligned with the word
546 boundaries in the serial data. The scheme for achieving this is yet to be defined, but there are
547 a number of possible mechanisms. For example, boundary markers can be transmitted during
548 gaps in the LHC bunch structure. These markers are substituted for zero data and are
549 interpreted as such by the L1Topo trigger-processing logic. Periodic insertion of such
550 markers allows links to recover from temporary losses of synchronisation automatically.

551 **10.2 Real-Time Output Data**

552 The Real-time output of the L1Topo comprises TOBs, each of which contains information
 553 about a jet or τ candidate, such as its location and the deposited energy. Figure 5, Figure 8
 554 and Figure 9 show the draft format of the jet TOB, fat jet TOB and τ TOB respectively.
 555 Besides these candidates the global values, E_T and E_T^{miss} , are transferred to L1TOPO. They
 556 are sent separately as E_T , E_T^X and E_T^Y as 13-bit energy values.


557 Due to multiple jet finding algorithms, the jet TOBs include two energies. The results from
 558 two algorithms, which are based on the same seeding procedure, can be compressed into one
 559 TOB. The sizes of the remaining TOBs are adjusted to match the jet TOBs.

560 The TOBs are transmitted to L1Topo on optical fibres. The line rate and protocol used for
 561 this transmission is the same as that used to transmit data from the calorimeters to the
 562 L1Topo. The baseline specification is thus as follows.

- 563 • The data are transferred across the optical link at a line rate 12.8 Gb/s.
- 564 • 8b/10b encoding is used to maintain the DC balance of the link and ensure there are
 565 sufficient transitions in the data to allow the clock recovery.
- 566 • Word-alignment markers (8b/10b control words) are inserted periodically, as substitutes
 567 for zero data.

568 For TOBs of 40 bits, four links at the given specifications allow a maximum of 24 TOBs and
 569 the global values to be transmitted to L1Topo per bunch crossing.


570 Should the specification of the L1Topo inputs change, the specification of the real-time
 571 outputs will be updated to match. (Using a common line rate and encoding scheme enables
 572 the output data to be looped back to the inputs for diagnostic purposes.)



573
 574 **Figure 5. Draft jet TOB Format.**

575

Fat Jet TOB




TOB contents	No. Bits	Comments
η	5	Local η coordinate, within core area of jFEX
Φ	6	Global Φ coordinate
Energy	15	Energy
[spares]	11	Spare bits TBD final use
Trigger Object Type (TOT)	3	Trigger object : Had. Jet, Fat Jet, tau
TOTAL	40	

576

577

Figure 6. Draft fat jet TOB Format.

Tau TOB



TOB contents	No. Bits	Comments
η	5	Local η coordinate, within core area of jFEX
Φ	6	Global Φ coordinate
Energy	13	Energy
[spares]	13	Spare bits TBD final use
Trigger Object Type (TOT)	3	Trigger object : Had. Jet, Fat Jet, tau
TOTAL	40	

578

579

Figure 7. Draft τ TOB format.

580 10.3 Readout Data


581 On receipt of an L1A, the L1Topo transmits to the ROD a packet of data of the format shown
 582 in Figure 1. This packet contains up to three types of data: TOBs, XTOBs and input data (see
 583 below). The TOBs are exact copies of those output from the L1Topo on the real-time path.

584 The input data are copies of the calorimeter data as received in the Processor FPGAs. The
 585 XTOBs are words that contain more information about trigger candidates than can be
 586 transmitted on the real-time data path. If the readout of XTOBs is enabled, any TOB in the
 587 readout data will have a corresponding XTOB. The readout data may also contain XTOBs for
 588 which there is no corresponding TOB. Such XTOBs describe trigger candidates for which
 589 TOBs have not been transmitted to L1Topo because of the input bandwidth limit of that
 590 module. The exact format of the XTOBs is yet to be determined. Preliminary assumptions
 591 introduce a width of up to 64 bits.

592 The data in the readout packet are from a programmable window of bunch crossings. The size
 593 of this window is the same for all types of data and is limited by the available memory in the
 594 Processor FPGAs. The size can be set via control parameters.

595 Within the packet, the data are organised first according to type, and then according to bunch
 596 crossing. Headers mark the boundaries between data types and bunch crossings. Not every
 597 type of data is necessarily present in a packet. If a data type is absent, then the headers for
 598 that data are also absent. In the extreme, the packet may contain no data, in which case just
 599 the packet header and footer are transmitted.

600 The L1Topo readout packets are transmitted to the ROD via six links at up to 10 Gb/s per
 601 link, using a link-layer protocol that is to be defined.



602
 603 **Figure 1. A provisional format for a readout data packet.**